

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/THIRDPARTYLICENSE

1

1466 Tue Jun 17 10:46:17 2014

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/THIRDPARTYLICENSE
NEX-1888 upstream

1 Copyright (c) 2013 LSI Corp.
2 All rights reserved.

4 Redistribution and use in source and binary forms, with or without
5 modification, are permitted provided that the following conditions
6 are met:

- 7 1. Redistributions of source code must retain the above copyright
8 notice, this list of conditions and the following disclaimer.
- 9 2. Redistributions in binary form must reproduce the above copyright
10 notice, this list of conditions and the following disclaimer in the
11 documentation and/or other materials provided with the distribution.
- 12 3. Neither the name of the author nor the names of any co-contributors
13 may be used to endorse or promote products derived from this software
14 without specific prior written permission.

16 THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
17 ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
20 FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
26 SUCH DAMAGE.

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/THIRDPARTYLICENSE.descrip 1

42 Tue Jun 17 10:46:17 2014

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/THIRDPARTYLICENSE.descrip

NEX-1888 upstream

1 LSI Fusion-MPT MPI 2.0 / 2.5 Header Files

```

*****
54260 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2.h
51  * Title: MPI Message independent structures and definitions
52  *        including System Interface Register Set and
53  *        scatter/gather formats.
54  * Creation Date: June 21, 2006
55  *
56  * mpi2.h Version: 02.00.33
57  * mpi2.h Version: 02.00.13
58  *
59  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
60  * prefix are for use only on MPI v2.5 products, and must not be used
61  * with MPI v2.0 products. Unless otherwise noted, names beginning with
62  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
63  *
64  * Version History
65  * -----
66  *
67  * Date          Version    Description
68  * -----
69  * 04-30-07      02.00.00    Corresponds to Fusion-MPT MPI Specification Rev A.
70  * 06-04-07      02.00.01    Bumped MPI2_HEADER_VERSION_UNIT.
71  * 06-26-07      02.00.02    Bumped MPI2_HEADER_VERSION_UNIT.
72  * 08-31-07      02.00.03    Bumped MPI2_HEADER_VERSION_UNIT.
73  *                Moved ReplyPostHostIndex register to offset 0x6C of the
74  *                MPI2_SYSTEM_INTERFACE_REGS and modified the define for
75  *                MPI2_REPLY_POST_HOST_INDEX_OFFSET.
76  *                Added union of request descriptors.
77  *                Added union of reply descriptors.
78  * 10-31-07      02.00.04    Bumped MPI2_HEADER_VERSION_UNIT.
79  *                Added define for MPI2_VERSION_02_00.
80  *                Fixed the size of the FunctionDependent5 field in the
81  *                MPI2_DEFAULT_REPLY structure.
82  * 12-18-07      02.00.05    Bumped MPI2_HEADER_VERSION_UNIT.
83  *                Removed the MPI-defined Fault Codes and extended the
84  *                product specific codes up to 0xEFFF.
85  *                Added a sixth key value for the WriteSequence register
86  *                and changed the flush value to 0x0.
87  *                Added message function codes for Diagnostic Buffer Post
88  *                and Diagnsotic Release.
89  *                New IOCStatus define: MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED
90  *                Moved MPI2_VERSION_UNION from mpi2_ioc.h.
91  * 02-29-08      02.00.06    Bumped MPI2_HEADER_VERSION_UNIT.
92  * 03-03-08      02.00.07    Bumped MPI2_HEADER_VERSION_UNIT.
93  * 05-21-08      02.00.08    Bumped MPI2_HEADER_VERSION_UNIT.
94  *                Added #defines for marking a reply descriptor as unused.
95  * 06-27-08      02.00.09    Bumped MPI2_HEADER_VERSION_UNIT.
96  * 10-02-08      02.00.10    Bumped MPI2_HEADER_VERSION_UNIT.
97  *                Moved LUN field defines from mpi2_init.h.
98  * 01-19-09      02.00.11    Bumped MPI2_HEADER_VERSION_UNIT.
99  * 05-06-09      02.00.12    Bumped MPI2_HEADER_VERSION_UNIT.
100 *                In all request and reply descriptors, replaced VF_ID
101 *                field with MSIXIndex field.

```

```

85 * Removed DevHandle field from
86 * MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR and made those
87 * bytes reserved.
88 * Added RAID Accelerator functionality.
89 * 07-30-09 02.00.13 Bumped MPI2_HEADER_VERSION_UNIT.
90 * 10-28-09 02.00.14 Bumped MPI2_HEADER_VERSION_UNIT.
91 * Added MSI-x index mask and shift for Reply Post Host
92 * Index register.
93 * Added function code for Host Based Discovery Action.
94 * 02-10-10 02.00.15 Bumped MPI2_HEADER_VERSION_UNIT.
95 * Added define for MPI2_FUNCTION_PWR_MGMT_CONTROL.
96 * Added defines for product-specific range of message
97 * function codes, 0xF0 to 0xFF.
98 * 05-12-10 02.00.16 Bumped MPI2_HEADER_VERSION_UNIT.
99 * Added alternative defines for the SGE Direction bit.
100 * 08-11-10 02.00.17 Bumped MPI2_HEADER_VERSION_UNIT.
101 * 11-10-10 02.00.18 Bumped MPI2_HEADER_VERSION_UNIT.
102 * Added MPI2_IEEE_SGE_FLAGS_SYSTEMLBCPI_ADDR define.
103 * 02-23-11 02.00.19 Bumped MPI2_HEADER_VERSION_UNIT.
104 * Added MPI2_FUNCTION_SEND_HOST_MESSAGE.
105 * 03-09-11 02.00.20 Bumped MPI2_HEADER_VERSION_UNIT.
106 * 05-25-11 02.00.21 Bumped MPI2_HEADER_VERSION_UNIT.
107 * 08-24-11 02.00.22 Bumped MPI2_HEADER_VERSION_UNIT.
108 * 11-18-11 02.00.23 Bumped MPI2_HEADER_VERSION_UNIT.
109 * Incorporating additions for MPI v2.5.
110 * 02-06-12 02.00.24 Bumped MPI2_HEADER_VERSION_UNIT.
111 * 03-29-12 02.00.25 Bumped MPI2_HEADER_VERSION_UNIT.
112 * Added Hard Reset delay timings.
113 * 07-10-12 02.00.26 Bumped MPI2_HEADER_VERSION_UNIT.
114 * 07-26-12 02.00.27 Bumped MPI2_HEADER_VERSION_UNIT.
115 * 11-27-12 02.00.28 Bumped MPI2_HEADER_VERSION_UNIT.
116 * 12-20-12 02.00.29 Bumped MPI2_HEADER_VERSION_UNIT.
117 * Added MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET.
118 * 04-09-13 02.00.30 Bumped MPI2_HEADER_VERSION_UNIT.
119 * 04-17-13 02.00.31 Bumped MPI2_HEADER_VERSION_UNIT.
120 * 08-19-13 02.00.32 Bumped MPI2_HEADER_VERSION_UNIT.
121 * 12-05-13 02.00.33 Bumped MPI2_HEADER_VERSION_UNIT.
122 * -----
123 */

125 #ifndef MPI2_H
126 #define MPI2_H

129 /*****
130 *
131 * MPI Version Definitions
132 *
133 *****/

134 #define MPI2_VERSION_MAJOR (0x02)
135 #define MPI2_VERSION_MINOR (0x00)
136 #define MPI2_VERSION_MAJOR_MASK (0xFF00)
137 #define MPI2_VERSION_MAJOR_SHIFT (8)
138 #define MPI2_VERSION_MINOR_MASK (0x00FF)
139 #define MPI2_VERSION_MINOR_SHIFT (0)

140 /* major version for all MPI v2.x */
141 #define MPI2_VERSION_MAJOR (0x02)

142 /* minor version for MPI v2.0 compatible products */
143 #define MPI2_VERSION_MINOR (0x00)
144 #define MPI2_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \
145 MPI2_VERSION_MINOR)

146 #define MPI2_VERSION_02_00 (0x0200)

```

```

150 /* minor version for MPI v2.5 compatible products */
151 #define MPI25_VERSION_MINOR (0x05)
152 #define MPI25_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \
153 MPI25_VERSION_MINOR)
154 #define MPI2_VERSION_02_05 (0x0205)

155 /* Unit and Dev versioning for this MPI header set */
156 #define MPI2_HEADER_VERSION_UNIT (0x21)
157 /* versioning for this MPI header set */
158 #define MPI2_HEADER_VERSION_UNIT (0x0D)
159 #define MPI2_HEADER_VERSION_DEV (0x00)
160 #define MPI2_HEADER_VERSION_UNIT_MASK (0xFF00)
161 #define MPI2_HEADER_VERSION_UNIT_SHIFT (8)
162 #define MPI2_HEADER_VERSION_DEV_MASK (0x00FF)
163 #define MPI2_HEADER_VERSION_DEV_SHIFT (0)
164 #define MPI2_HEADER_VERSION ((MPI2_HEADER_VERSION_UNIT << 8) | MPI2_HEADER_VERSI

167 /*****
168 *
169 * IOC State Definitions
170 *
171 *****/

172 #define MPI2_IOC_STATE_RESET (0x00000000)
173 #define MPI2_IOC_STATE_READY (0x10000000)
174 #define MPI2_IOC_STATE_OPERATIONAL (0x20000000)
175 #define MPI2_IOC_STATE_FAULT (0x40000000)

176 #define MPI2_IOC_STATE_MASK (0xF0000000)
177 #define MPI2_IOC_STATE_SHIFT (28)

178 /* Fault state range for product specific codes */
179 #define MPI2_FAULT_PRODUCT_SPECIFIC_MIN (0x0000)
180 #define MPI2_FAULT_PRODUCT_SPECIFIC_MAX (0xEFFF)

181 /*****
182 *
183 * System Interface Register Definitions
184 *
185 *****/

186 #define MPI2_SYSTEM_INTERFACE_REGS
187 #define MPI2_SYSTEM_INTERFACE_REGS
188 #define MPI2_SYSTEM_INTERFACE_REGS
189 #define MPI2_SYSTEM_INTERFACE_REGS
190 #define MPI2_SYSTEM_INTERFACE_REGS

191 typedef volatile struct _MPI2_SYSTEM_INTERFACE_REGS
192 {
193     U32 Doorbell; /* 0x00 */
194     U32 WriteSequence; /* 0x04 */
195     U32 HostDiagnostic; /* 0x08 */
196     U32 Reserved1; /* 0x0C */
197     U32 DiagRWDData; /* 0x10 */
198     U32 DiagRWAddressLow; /* 0x14 */
199     U32 DiagRWAddressHigh; /* 0x18 */
200     U32 Reserved2[5]; /* 0x1C */
201     U32 HostInterruptStatus; /* 0x30 */
202     U32 HostInterruptMask; /* 0x34 */
203     U32 DCRData; /* 0x38 */
204     U32 DCRAddress; /* 0x3C */
205     U32 Reserved3[2]; /* 0x40 */
206     U32 ReplyFreeHostIndex; /* 0x48 */
207     U32 Reserved4[8]; /* 0x4C */
208     U32 ReplyPostHostIndex; /* 0x6C */
209     U32 Reserved5; /* 0x70 */
210     U32 HCBSize; /* 0x74 */

```

```

212 U32 HCBAddressLow; /* 0x78 */
213 U32 HCBAddressHigh; /* 0x7C */
214 U32 Reserved6[16]; /* 0x80 */
215 U32 RequestDescriptorPostLow; /* 0xC0 */
216 U32 RequestDescriptorPostHigh; /* 0xC4 */
217 U32 Reserved7[14]; /* 0xC8 */
218 } MPI2_SYSTEM_INTERFACE_REGS, MPI2_POINTER PTR_MPI2_SYSTEM_INTERFACE_REGS,
219 Mpi2SystemInterfaceRegs_t, MPI2_POINTER pMpi2SystemInterfaceRegs_t;

221 /*
222 * Defines for working with the Doorbell register.
223 */
224 #define MPI2_DOORBELL_OFFSET (0x00000000)

226 /* IOC --> System values */
227 #define MPI2_DOORBELL_USED (0x08000000)
228 #define MPI2_DOORBELL_WHO_INIT_MASK (0x07000000)
229 #define MPI2_DOORBELL_WHO_INIT_SHIFT (24)
230 #define MPI2_DOORBELL_FAULT_CODE_MASK (0x0000FFFF)
231 #define MPI2_DOORBELL_DATA_MASK (0x0000FFFF)

233 /* System --> IOC values */
234 #define MPI2_DOORBELL_FUNCTION_MASK (0xFF000000)
235 #define MPI2_DOORBELL_FUNCTION_SHIFT (24)
236 #define MPI2_DOORBELL_ADD_DWORDS_MASK (0x00FF0000)
237 #define MPI2_DOORBELL_ADD_DWORDS_SHIFT (16)

240 /*
241 * Defines for the WriteSequence register
242 */
243 #define MPI2_WRITE_SEQUENCE_OFFSET (0x00000004)
244 #define MPI2_WRSEQ_KEY_VALUE_MASK (0x0000000F)
245 #define MPI2_WRSEQ_FLUSH_KEY_VALUE (0x0)
246 #define MPI2_WRSEQ_1ST_KEY_VALUE (0xF)
247 #define MPI2_WRSEQ_2ND_KEY_VALUE (0x4)
248 #define MPI2_WRSEQ_3RD_KEY_VALUE (0xB)
249 #define MPI2_WRSEQ_4TH_KEY_VALUE (0x2)
250 #define MPI2_WRSEQ_5TH_KEY_VALUE (0x7)
251 #define MPI2_WRSEQ_6TH_KEY_VALUE (0xD)

253 /*
254 * Defines for the HostDiagnostic register
255 */
256 #define MPI2_HOST_DIAGNOSTIC_OFFSET (0x00000008)

258 #define MPI2_DIAG_BOOT_DEVICE_SELECT_MASK (0x00001800)
259 #define MPI2_DIAG_BOOT_DEVICE_SELECT_DEFAULT (0x00000000)
260 #define MPI2_DIAG_BOOT_DEVICE_SELECT_HCDW (0x00000800)

262 #define MPI2_DIAG_CLEAR_FLASH_BAD_SIG (0x00000400)
263 #define MPI2_DIAG_FORCE_HCB_ON_RESET (0x00000200)
264 #define MPI2_DIAG_HCB_MODE (0x00000100)
265 #define MPI2_DIAG_DIAG_WRITE_ENABLE (0x00000080)
266 #define MPI2_DIAG_DIAG_FLASH_BAD_SIG (0x00000040)
267 #define MPI2_DIAG_RESET_HISTORY (0x00000020)
268 #define MPI2_DIAG_DIAG_RW_ENABLE (0x00000010)
269 #define MPI2_DIAG_RESET_ADAPTER (0x00000004)
270 #define MPI2_DIAG_HOLD_IOC_RESET (0x00000002)

272 /*
273 * Offsets for DiagRWData and address
274 */
275 #define MPI2_DIAG_RW_DATA_OFFSET (0x00000010)
276 #define MPI2_DIAG_RW_ADDRESS_LOW_OFFSET (0x00000014)
277 #define MPI2_DIAG_RW_ADDRESS_HIGH_OFFSET (0x00000018)

```

```

279 /*
280 * Defines for the HostInterruptStatus register
281 */
282 #define MPI2_HOST_INTERRUPT_STATUS_OFFSET (0x00000030)
283 #define MPI2_HIS_SYS2IOC_DB_STATUS (0x80000000)
284 #define MPI2_HIS_IOP_DOORBELL_STATUS MPI2_HIS_SYS2IOC_DB_STATUS
285 #define MPI2_HIS_RESET_IRQ_STATUS (0x40000000)
286 #define MPI2_HIS_REPLY_DESCRIPTOR_INTERRUPT (0x00000008)
287 #define MPI2_HIS_IOC2SYS_DB_STATUS (0x00000001)
288 #define MPI2_HIS_DOORBELL_INTERRUPT MPI2_HIS_IOC2SYS_DB_STATUS

290 /*
291 * Defines for the HostInterruptMask register
292 */
293 #define MPI2_HOST_INTERRUPT_MASK_OFFSET (0x00000034)
294 #define MPI2_HIM_RESET_IRQ_MASK (0x40000000)
295 #define MPI2_HIM_REPLY_INT_MASK (0x00000008)
296 #define MPI2_HIM_RIM MPI2_HIM_REPLY_INT_MASK
297 #define MPI2_HIM_IOC2SYS_DB_MASK (0x00000001)
298 #define MPI2_HIM_DIM MPI2_HIM_IOC2SYS_DB_MASK

300 /*
301 * Offsets for DCRData and address
302 */
303 #define MPI2_DCR_DATA_OFFSET (0x00000038)
304 #define MPI2_DCR_ADDRESS_OFFSET (0x0000003C)

306 /*
307 * Offset for the Reply Free Queue
308 */
309 #define MPI2_REPLY_FREE_HOST_INDEX_OFFSET (0x00000048)

311 /*
312 * Defines for the Reply Descriptor Post Queue
313 */
314 #define MPI2_REPLY_POST_HOST_INDEX_OFFSET (0x0000006C)
315 #define MPI2_REPLY_POST_HOST_INDEX_MASK (0x00FFFFFF)
316 #define MPI2_RPHI_MSIX_INDEX_MASK (0xFF000000)
317 #define MPI2_RPHI_MSIX_INDEX_SHIFT (24)
318 #define MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET (0x0000030C) /* MPI v2.5 only */

321 /*
322 * Defines for the HCBSize and address
323 */
324 #define MPI2_HCB_SIZE_OFFSET (0x00000074)
325 #define MPI2_HCB_SIZE_SIZE_MASK (0xFFFFF000)
326 #define MPI2_HCB_SIZE_HCB_ENABLE (0x00000001)

328 #define MPI2_HCB_ADDRESS_LOW_OFFSET (0x00000078)
329 #define MPI2_HCB_ADDRESS_HIGH_OFFSET (0x0000007C)

331 /*
332 * Offsets for the Request Queue
333 */
334 #define MPI2_REQUEST_DESCRIPTOR_POST_LOW_OFFSET (0x000000C0)
335 #define MPI2_REQUEST_DESCRIPTOR_POST_HIGH_OFFSET (0x000000C4)

338 /* Hard Reset delay timings */
339 #define MPI2_HARD_RESET_PCIE_FIRST_READ_DELAY_MICRO_SEC (50000)
340 #define MPI2_HARD_RESET_PCIE_RESET_READ_WINDOW_MICRO_SEC (255000)
341 #define MPI2_HARD_RESET_PCIE_SECOND_READ_DELAY_MICRO_SEC (256000)

```

```

343 /*****
344 *
345 *      Message Descriptors
346 *
347 *****/

349 /* Request Descriptors */

351 /* Default Request Descriptor */
352 typedef struct _MPI2_DEFAULT_REQUEST_DESCRIPTOR
353 {
354     U8          RequestFlags;          /* 0x00 */
355     U8          MSIXIndex;             /* 0x01 */
356     U16         SMID;                  /* 0x02 */
357     U16         LMID;                  /* 0x04 */
358     U16         DescriptorTypeDependent; /* 0x06 */
359 } MPI2_DEFAULT_REQUEST_DESCRIPTOR,
360 MPI2_POINTER PTR_MPI2_DEFAULT_REQUEST_DESCRIPTOR,
361 Mpi2DefaultRequestDescriptor_t, MPI2_POINTER pMpi2DefaultRequestDescriptor_t;

363 /* defines for the RequestFlags field */
364 #define MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_MASK          (0x0E)
365 #define MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO           (0x00)
366 #define MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_TARGET      (0x02)
367 #define MPI2_REQ_DESCRIPTOR_FLAGS_HIGH_PRIORITY    (0x06)
368 #define MPI2_REQ_DESCRIPTOR_FLAGS_DEFAULT_TYPE     (0x08)
369 #define MPI2_REQ_DESCRIPTOR_FLAGS_RAID_ACCELERATOR (0x0A)
370 #define MPI25_REQ_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO (0x0C)

372 #define MPI2_REQ_DESCRIPTOR_FLAGS_IOC_FIFO_MARKER (0x01)

375 /* High Priority Request Descriptor */
376 typedef struct _MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR
377 {
378     U8          RequestFlags;          /* 0x00 */
379     U8          MSIXIndex;             /* 0x01 */
380     U16         SMID;                  /* 0x02 */
381     U16         LMID;                  /* 0x04 */
382     U16         Reserved1;             /* 0x06 */
383 } MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR,
    unchanged portion omitted
425 MPI2_POINTER PTR_MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR,
426 Mpi2RAIDAcceleratorRequestDescriptor_t,
427 MPI2_POINTER pMpi2RAIDAcceleratorRequestDescriptor_t;

430 /* Fast Path SCSI IO Request Descriptor */
431 typedef MPI2_SCSI_IO_REQUEST_DESCRIPTOR
432 MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,
433 MPI2_POINTER PTR_MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,
434 Mpi25FastPathSCSIIORequestDescriptor_t,
435 MPI2_POINTER pMpi25FastPathSCSIIORequestDescriptor_t;

438 /* union of Request Descriptors */
439 typedef union _MPI2_REQUEST_DESCRIPTOR_UNION
440 {
441     MPI2_DEFAULT_REQUEST_DESCRIPTOR          Default;
442     MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR    HighPriority;
443     MPI2_SCSI_IO_REQUEST_DESCRIPTOR          SCSIIO;
444     MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR     SCSTITarget;
445     MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR      RAIDAccelerator;
446     MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR     FastPathSCSIIO;
447     U64                                      Words;
448 } MPI2_REQUEST_DESCRIPTOR_UNION, MPI2_POINTER PTR_MPI2_REQUEST_DESCRIPTOR_UNION,
    unchanged portion omitted

```

```

462 Mpi2DefaultReplyDescriptor_t, MPI2_POINTER pMpi2DefaultReplyDescriptor_t;

464 /* defines for the ReplyFlags field */
465 #define MPI2_RPY_DESCRIPTOR_FLAGS_TYPE_MASK          (0x0F)
466 #define MPI2_RPY_DESCRIPTOR_FLAGS_SCSI_IO_SUCCESS   (0x00)
467 #define MPI2_RPY_DESCRIPTOR_FLAGS_ADDRESS_REPLY     (0x01)
468 #define MPI2_RPY_DESCRIPTOR_FLAGS_TARGETASSIST_SUCCESS (0x02)
469 #define MPI2_RPY_DESCRIPTOR_FLAGS_TARGET_COMMAND_BUFFER (0x03)
470 #define MPI2_RPY_DESCRIPTOR_FLAGS_RAID_ACCELERATOR_SUCCESS (0x05)
471 #define MPI25_RPY_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO_SUCCESS (0x06)
472 #define MPI2_RPY_DESCRIPTOR_FLAGS_UNUSED            (0x0F)

474 /* values for marking a reply descriptor as unused */
475 #define MPI2_RPY_DESCRIPTOR_UNUSED_WORD0_MARK       (0xFFFFFFFF)
476 #define MPI2_RPY_DESCRIPTOR_UNUSED_WORD1_MARK       (0xFFFFFFFF)

478 /* Address Reply Descriptor */
479 typedef struct _MPI2_ADDRESS_REPLY_DESCRIPTOR
480 {
481     U8          ReplyFlags;            /* 0x00 */
482     U8          MSIXIndex;            /* 0x01 */
483     U16         SMID;                  /* 0x02 */
484     U32         ReplyFrameAddress;     /* 0x04 */
485 } MPI2_ADDRESS_REPLY_DESCRIPTOR, MPI2_POINTER PTR_MPI2_ADDRESS_REPLY_DESCRIPTOR,
    unchanged portion omitted
546 MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR,
547 Mpi2RAIDAcceleratorSuccessReplyDescriptor_t,
548 MPI2_POINTER pMpi2RAIDAcceleratorSuccessReplyDescriptor_t;

551 /* Fast Path SCSI IO Success Reply Descriptor */
552 typedef MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR
553 MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,
554 MPI2_POINTER PTR_MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,
555 Mpi25FastPathSCSIIOSuccessReplyDescriptor_t,
556 MPI2_POINTER pMpi25FastPathSCSIIOSuccessReplyDescriptor_t;

559 /* union of Reply Descriptors */
560 typedef union _MPI2_REPLY_DESCRIPTOR_UNION
561 {
562     MPI2_DEFAULT_REPLY_DESCRIPTOR          Default;
563     MPI2_ADDRESS_REPLY_DESCRIPTOR          AddressReply;
564     MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR SCSIIOSuccess;
565     MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR TargetAssistSuccess;
566     MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR TargetCommandBuffer;
567     MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR RAIDAcceleratorSuccess;
568     MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR FastPathSCSIIOSuccess;
569     U64                                      Words;
570 } MPI2_REPLY_DESCRIPTOR_UNION, MPI2_POINTER PTR_MPI2_REPLY_DESCRIPTOR_UNION,
571 Mpi2ReplyDescriptorsUnion_t, MPI2_POINTER pMpi2ReplyDescriptorsUnion_t;

575 /*****
576 *
577 *      Message Functions
578 *      0x80 -> 0x8F reserved for private message use per product
579 *
580 *****/

581 #define MPI2_FUNCTION_SCSI_IO_REQUEST          (0x00) /* SCSI IO */
582 #define MPI2_FUNCTION_SCSI_TASK_MGMT         (0x01) /* SCSI Task Manageme
583 #define MPI2_FUNCTION_IOC_INIT                (0x02) /* IOC Init */
584 #define MPI2_FUNCTION_IOC_FACTS              (0x03) /* IOC Facts */

```

```

585 #define MPI2_FUNCTION_CONFIG          (0x04) /* Configuration */
586 #define MPI2_FUNCTION_PORT_FACTS      (0x05) /* Port Facts */
587 #define MPI2_FUNCTION_PORT_ENABLE     (0x06) /* Port Enable */
588 #define MPI2_FUNCTION_EVENT_NOTIFICATION (0x07) /* Event Notification */
589 #define MPI2_FUNCTION_EVENT_ACK       (0x08) /* Event Acknowledge */
590 #define MPI2_FUNCTION_FW_DOWNLOAD     (0x09) /* FW Download */
591 #define MPI2_FUNCTION_TARGET_ASSIST   (0x0B) /* Target Assist */
592 #define MPI2_FUNCTION_TARGET_STATUS_SEND (0x0C) /* Target Status Send */
593 #define MPI2_FUNCTION_TARGET_MODE_ABORT (0x0D) /* Target Mode Abort */
594 #define MPI2_FUNCTION_FW_UPLOAD       (0x12) /* FW Upload */
595 #define MPI2_FUNCTION_RAID_ACTION     (0x15) /* RAID Action */
596 #define MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH (0x16) /* SCSI IO RAID Passt */
597 #define MPI2_FUNCTION_TOOLBOX        (0x17) /* Toolbox */
598 #define MPI2_FUNCTION_SCSI_ENCLOSURE_PROCESSOR (0x18) /* SCSI Enclosure Pro */
599 #define MPI2_FUNCTION_SMP_PASSTHROUGH (0x1A) /* SMP Passthrough */
600 #define MPI2_FUNCTION_SAS_IO_UNIT_CONTROL (0x1B) /* SAS IO Unit Control */
601 #define MPI2_FUNCTION_SATA_PASSTHROUGH * (0x1C) /* SATA Passthrough */
602 #define MPI2_FUNCTION_DIAG_BUFFER_POST (0x1D) /* Diagnostic Buffer */
603 #define MPI2_FUNCTION_DIAG_RELEASE   (0x1E) /* Diagnostic Release */
604 #define MPI2_FUNCTION_TARGET_CMD_BUF_BASE_POST (0x24) /* Target Command Buf */
605 #define MPI2_FUNCTION_TARGET_CMD_BUF_LIST_POST (0x25) /* Target Command Buf */
606 #define MPI2_FUNCTION_RAID_ACCELERATOR (0x2C) /* RAID Accelerator */
607 #define MPI2_FUNCTION_HOST_BASED_DISCOVERY_ACTION (0x2F) /* Host Based Discove */
608 #define MPI2_FUNCTION_PWR_MGMT_CONTROL (0x30) /* Power Management C */
609 #define MPI2_FUNCTION_SEND_HOST_MESSAGE (0x31) /* Send Host Message */
610 #define MPI2_FUNCTION_MIN_PRODUCT_SPECIFIC (0xF0) /* beginning of produ */
611 #define MPI2_FUNCTION_MAX_PRODUCT_SPECIFIC (0xFF) /* end of product-spe

```

```

615 /* Doorbell functions */

```

```

616 #define MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET (0x40)
617 /* #define MPI2_FUNCTION_IO_UNIT_RESET (0x41) */
618 #define MPI2_FUNCTION_HANDSHAKE (0x42)

```

```

620 /*****
621 *
622 *      IOC Status Values
623 *
624 *****/

```

```

626 /* mask for IOCStatus status value */
627 #define MPI2_IOCSTATUS_MASK (0x7FFF)

```

```

629 /*****
630 * Common IOCStatus values for all replies
631 *****/

```

```

633 #define MPI2_IOCSTATUS_SUCCESS          (0x0000)
634 #define MPI2_IOCSTATUS_INVALID_FUNCTION (0x0001)
635 #define MPI2_IOCSTATUS_BUSY            (0x0002)
636 #define MPI2_IOCSTATUS_INVALID_SGL     (0x0003)
637 #define MPI2_IOCSTATUS_INTERNAL_ERROR  (0x0004)
638 #define MPI2_IOCSTATUS_INVALID_VPID    (0x0005)
639 #define MPI2_IOCSTATUS_INSUFFICIENT_RESOURCES (0x0006)
640 #define MPI2_IOCSTATUS_INVALID_FIELD   (0x0007)
641 #define MPI2_IOCSTATUS_INVALID_STATE    (0x0008)
642 #define MPI2_IOCSTATUS_OP_STATE_NOT_SUPPORTED (0x0009)

```

```

644 /*****
645 * Config IOCStatus values
646 *****/

```

```

648 #define MPI2_IOCSTATUS_CONFIG_INVALID_ACTION (0x0020)
649 #define MPI2_IOCSTATUS_CONFIG_INVALID_TYPE (0x0021)

```

```

650 #define MPI2_IOCSTATUS_CONFIG_INVALID_PAGE (0x0022)
651 #define MPI2_IOCSTATUS_CONFIG_INVALID_DATA (0x0023)
652 #define MPI2_IOCSTATUS_CONFIG_NO_DEFAULTS (0x0024)
653 #define MPI2_IOCSTATUS_CONFIG_CANT_COMMIT (0x0025)

```

```

655 /*****
656 * SCSI IO Reply
657 *****/

```

```

659 #define MPI2_IOCSTATUS_SCSI_RECOVERED_ERROR (0x0040)
660 #define MPI2_IOCSTATUS_SCSI_INVALID_DEVHANDLE (0x0042)
661 #define MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE (0x0043)
662 #define MPI2_IOCSTATUS_SCSI_DATA_OVERRUN (0x0044)
663 #define MPI2_IOCSTATUS_SCSI_DATA_UNDRERRUN (0x0045)
664 #define MPI2_IOCSTATUS_SCSI_IO_DATA_ERROR (0x0046)
665 #define MPI2_IOCSTATUS_SCSI_PROTOCOL_ERROR (0x0047)
666 #define MPI2_IOCSTATUS_SCSI_TASK_TERMINATED (0x0048)
667 #define MPI2_IOCSTATUS_SCSI_RESIDUAL_MISMATCH (0x0049)
668 #define MPI2_IOCSTATUS_SCSI_TASK_MGMT_FAILED (0x004A)
669 #define MPI2_IOCSTATUS_SCSI_IOC_TERMINATED (0x004B)
670 #define MPI2_IOCSTATUS_SCSI_EXT_TERMINATED (0x004C)

```

```

672 /*****
673 * For use by SCSI Initiator and SCSI Target end-to-end data protection
674 *****/

```

```

676 #define MPI2_IOCSTATUS_EEDP_GUARD_ERROR (0x004D)
677 #define MPI2_IOCSTATUS_EEDP_REF_TAG_ERROR (0x004E)
678 #define MPI2_IOCSTATUS_EEDP_APP_TAG_ERROR (0x004F)

```

```

680 /*****
681 * SCSI Target values
682 *****/

```

```

684 #define MPI2_IOCSTATUS_TARGET_INVALID_IO_INDEX (0x0062)
685 #define MPI2_IOCSTATUS_TARGET_ABORTED (0x0063)
686 #define MPI2_IOCSTATUS_TARGET_NO_CONN_RETRYABLE (0x0064)
687 #define MPI2_IOCSTATUS_TARGET_NO_CONNECTION (0x0065)
688 #define MPI2_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH (0x0066)
689 #define MPI2_IOCSTATUS_TARGET_DATA_OFFSET_ERROR (0x006D)
690 #define MPI2_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA (0x006E)
691 #define MPI2_IOCSTATUS_TARGET_IU_TOO_SHORT (0x006F)
692 #define MPI2_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT (0x0070)
693 #define MPI2_IOCSTATUS_TARGET_NAK_RECEIVED (0x0071)

```

```

695 /*****
696 * Serial Attached SCSI values
697 *****/

```

```

699 #define MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED (0x0090)
700 #define MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN (0x0091)

```

```

702 /*****
703 * Diagnostic Buffer Post / Diagnostic Release values
704 *****/

```

```

706 #define MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED (0x00A0)

```

```

708 /*****
709 * RAID Accelerator values
710 *****/

```

```

712 #define MPI2_IOCSTATUS_RAID_ACCEL_ERROR (0x00B0)

```

```

714 /*****
715 * IOCStatus flag to indicate that log info is available

```

```

716 *****/
718 #define MPI2_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE (0x8000)
720 /*****/
721 * IOCLogInfo Types
722 *****/
724 #define MPI2_IOCLOGINFO_TYPE_MASK (0xF0000000)
725 #define MPI2_IOCLOGINFO_TYPE_SHIFT (28)
726 #define MPI2_IOCLOGINFO_TYPE_NONE (0x0)
727 #define MPI2_IOCLOGINFO_TYPE_SCSI (0x1)
728 #define MPI2_IOCLOGINFO_TYPE_FC (0x2)
729 #define MPI2_IOCLOGINFO_TYPE_SAS (0x3)
730 #define MPI2_IOCLOGINFO_TYPE_ISCSI (0x4)
731 #define MPI2_IOCLOGINFO_LOG_DATA_MASK (0x0FFFFFFF)

734 /*****/
735 *
736 * Standard Message Structures
737 *
738 *****/
740 /*****/
741 * Request Message Header for all request messages
742 *****/

744 typedef struct _MPI2_REQUEST_HEADER
745 {
746     U16 FunctionDependent1; /* 0x00 */
747     U8 ChainOffset; /* 0x02 */
748     U8 Function; /* 0x03 */
749     U16 FunctionDependent2; /* 0x04 */
750     U8 FunctionDependent3; /* 0x06 */
751     U8 MsgFlags; /* 0x07 */
752     U8 VP_ID; /* 0x08 */
753     U8 VF_ID; /* 0x09 */
754     U16 Reserved1; /* 0x0A */
755 } MPI2_REQUEST_HEADER, MPI2_POINTER PTR_MPI2_REQUEST_HEADER,
    unchanged_portion_omitted_
840 Mpi2SGESimpleUnion_t, MPI2_POINTER pMpi2SGESimpleUnion_t;

843 /*****/
844 * MPI Chain Element structures - for MPI v2.0 products only
845 * MPI Chain Element structures
846 *****/

847 typedef struct _MPI2_SGE_CHAIN32
848 {
849     U16 Length;
850     U8 NextChainOffset;
851     U8 Flags;
852     U32 Address;
853 } MPI2_SGE_CHAIN32, MPI2_POINTER PTR_MPI2_SGE_CHAIN32,
    unchanged_portion_omitted_
876 Mpi2SGEChainUnion_t, MPI2_POINTER pMpi2SGEChainUnion_t;

879 /*****/
880 * MPI Transaction Context Element structures - for MPI v2.0 products only
881 * MPI Transaction Context Element structures
882 *****/

883 typedef struct _MPI2_SGE_TRANSACTION32

```

```

884 {
885     U8 Reserved;
886     U8 ContextSize;
887     U8 DetailsLength;
888     U8 Flags;
889     U32 TransactionContext[1];
890     U32 TransactionDetails[1];
891 } MPI2_SGE_TRANSACTION32, MPI2_POINTER PTR_MPI2_SGE_TRANSACTION32,
    unchanged_portion_omitted_
942 Mpi2SGETransactionUnion_t, MPI2_POINTER pMpi2SGETransactionUnion_t;

945 /*****/
946 * MPI SGE union for IO SGL's - for MPI v2.0 products only
947 * MPI SGE union for IO SGL's
948 *****/

949 typedef struct _MPI2_MPI_SGE_IO_UNION
950 {
951     union
952     {
953         MPI2_SGE_SIMPLE_UNION Simple;
954         MPI2_SGE_CHAIN_UNION Chain;
955     } u;
956 } MPI2_MPI_SGE_IO_UNION, MPI2_POINTER PTR_MPI2_MPI_SGE_IO_UNION,
957 Mpi2MpiSGEIOUnion_t, MPI2_POINTER pMpi2MpiSGEIOUnion_t;

960 /*****/
961 * MPI SGE union for SGL's with Simple and Transaction elements - for MPI v2.0 p
962 * MPI SGE union for SGL's with Simple and Transaction elements
963 *****/

964 typedef struct _MPI2_SGE_TRANS_SIMPLE_UNION
965 {
966     union
967     {
968         MPI2_SGE_SIMPLE_UNION Simple;
969         MPI2_SGE_TRANSACTION_UNION Transaction;
970     } u;
971 } MPI2_SGE_TRANS_SIMPLE_UNION, MPI2_POINTER PTR_MPI2_SGE_TRANS_SIMPLE_UNION,
    unchanged_portion_omitted_
988 Mpi2MpiSgeUnion_t, MPI2_POINTER pMpi2MpiSgeUnion_t;

991 /*****/
992 * MPI SGE field definition and masks
993 *****/

995 /* Flags field bit definitions */

997 #define MPI2_SGE_FLAGS_LAST_ELEMENT (0x80)
998 #define MPI2_SGE_FLAGS_END_OF_BUFFER (0x40)
999 #define MPI2_SGE_FLAGS_ELEMENT_TYPE_MASK (0x30)
1000 #define MPI2_SGE_FLAGS_LOCAL_ADDRESS (0x08)
1001 #define MPI2_SGE_FLAGS_DIRECTION (0x04)
1002 #define MPI2_SGE_FLAGS_ADDRESS_SIZE (0x02)
1003 #define MPI2_SGE_FLAGS_END_OF_LIST (0x01)

1005 #define MPI2_SGE_FLAGS_SHIFT (24)

1007 #define MPI2_SGE_LENGTH_MASK (0x00FFFFFF)
1008 #define MPI2_SGE_CHAIN_LENGTH_MASK (0x0000FFFF)

1010 /* Element Type */

```

```

1012 #define MPI2_SGE_FLAGS_TRANSACTION_ELEMENT (0x00) /* for MPI v2.0 products
1013 #define MPI2_SGE_FLAGS_TRANSACTION_ELEMENT (0x00)
1014 #define MPI2_SGE_FLAGS_SIMPLE_ELEMENT (0x10)
1015 #define MPI2_SGE_FLAGS_CHAIN_ELEMENT (0x30) /* for MPI v2.0 products
1016 #define MPI2_SGE_FLAGS_CHAIN_ELEMENT (0x30)
1017 #define MPI2_SGE_FLAGS_ELEMENT_MASK (0x30)

1017 /* Address location */

1019 #define MPI2_SGE_FLAGS_SYSTEM_ADDRESS (0x00)

1021 /* Direction */

1023 #define MPI2_SGE_FLAGS_IOC_TO_HOST (0x00)
1024 #define MPI2_SGE_FLAGS_HOST_TO_IOC (0x04)

1026 #define MPI2_SGE_FLAGS_DEST (MPI2_SGE_FLAGS_IOC_TO_HOST)
1027 #define MPI2_SGE_FLAGS_SOURCE (MPI2_SGE_FLAGS_HOST_TO_IOC)

1029 /* Address Size */

1031 #define MPI2_SGE_FLAGS_32_BIT_ADDRESSING (0x00)
1032 #define MPI2_SGE_FLAGS_64_BIT_ADDRESSING (0x02)

1034 /* Context Size */

1036 #define MPI2_SGE_FLAGS_32_BIT_CONTEXT (0x00)
1037 #define MPI2_SGE_FLAGS_64_BIT_CONTEXT (0x02)
1038 #define MPI2_SGE_FLAGS_96_BIT_CONTEXT (0x04)
1039 #define MPI2_SGE_FLAGS_128_BIT_CONTEXT (0x06)

1041 #define MPI2_SGE_CHAIN_OFFSET_MASK (0x00FF0000)
1042 #define MPI2_SGE_CHAIN_OFFSET_SHIFT (16)

1044 /******
1045 * MPI SGE operation Macros
1046 *****/

1048 /* SIMPLE FlagsLength manipulations... */
1049 #define MPI2_SGE_SET_FLAGS(f) ((U32)(f) << MPI2_SGE_FLAGS_SHIFT)
1050 #define MPI2_SGE_GET_FLAGS(f) (((f) & ~MPI2_SGE_LENGTH_MASK) >> MPI2_SG
1051 #define MPI2_SGE_LENGTH(f) ((f) & MPI2_SGE_LENGTH_MASK)
1052 #define MPI2_SGE_CHAIN_LENGTH(f) ((f) & MPI2_SGE_CHAIN_LENGTH_MASK)

1054 #define MPI2_SGE_SET_FLAGS_LENGTH(f,l) (MPI2_SGE_SET_FLAGS(f) | MPI2_SGE_LENGTH(
1056 #define MPI2_pSGE_GET_FLAGS(psg) MPI2_SGE_GET_FLAGS((psg)->FlagsLengt
1057 #define MPI2_pSGE_GET_LENGTH(psg) MPI2_SGE_LENGTH((psg)->FlagsLength)
1058 #define MPI2_pSGE_SET_FLAGS_LENGTH(psg,f,l) (psg)->FlagsLength = MPI2_SGE_SET_FL

1060 /* CAUTION - The following are READ-MODIFY-WRITE! */
1061 #define MPI2_pSGE_SET_FLAGS(psg,f) (psg)->FlagsLength |= MPI2_SGE_SET_FLAGS
1062 #define MPI2_pSGE_SET_LENGTH(psg,l) (psg)->FlagsLength |= MPI2_SGE_LENGTH(l)

1064 #define MPI2_GET_CHAIN_OFFSET(x) ((x & MPI2_SGE_CHAIN_OFFSET_MASK) >> MPI2_SG

1067 /******
1068 *
1069 * Fusion-MPT IEEE Scatter Gather Elements
1070 *
1071 *****/

1073 /******
1074 * IEEE Simple Element structures
1075 *****/

```

```

1077 /* MPI2_IEEE_SGE_SIMPLE32 is for MPI v2.0 products only */
1078 typedef struct _MPI2_IEEE_SGE_SIMPLE32
1079 {
1080     U32 Address;
1081     U32 FlagsLength;
1082 } MPI2_IEEE_SGE_SIMPLE32, MPI2_POINTER PTR_MPI2_IEEE_SGE_SIMPLE32,
    unchanged_portion_omitted
1100 Mpi2IeeeSgeSimpleUnion_t, MPI2_POINTER pMpi2IeeeSgeSimpleUnion_t;

1103 /******
1104 * IEEE Chain Element structures
1105 *****/

1107 /* MPI2_IEEE_SGE_CHAIN32 is for MPI v2.0 products only */
1108 typedef MPI2_IEEE_SGE_SIMPLE32 MPI2_IEEE_SGE_CHAIN32;

1110 /* MPI2_IEEE_SGE_CHAIN64 is for MPI v2.0 products only */
1111 typedef MPI2_IEEE_SGE_SIMPLE64 MPI2_IEEE_SGE_CHAIN64;

1113 typedef union _MPI2_IEEE_SGE_CHAIN_UNION
1114 {
1115     MPI2_IEEE_SGE_CHAIN32 Chain32;
1116     MPI2_IEEE_SGE_CHAIN64 Chain64;
1117 } MPI2_IEEE_SGE_CHAIN_UNION, MPI2_POINTER PTR_MPI2_IEEE_SGE_CHAIN_UNION,
1118 Mpi2IeeeSgeChainUnion_t, MPI2_POINTER pMpi2IeeeSgeChainUnion_t;

1120 /* MPI25_IEEE_SGE_CHAIN64 is for MPI v2.5 products only */
1121 typedef struct _MPI25_IEEE_SGE_CHAIN64
1122 {
1123     U64 Address;
1124     U32 Length;
1125     U16 Reserved1;
1126     U8 NextChainOffset;
1127     U8 Flags;
1128 } MPI25_IEEE_SGE_CHAIN64, MPI2_POINTER PTR_MPI25_IEEE_SGE_CHAIN64,
1129 Mpi25IeeeSgeChain64_t, MPI2_POINTER pMpi25IeeeSgeChain64_t;

1132 /******
1133 * All IEEE SGE types union
1134 *****/

1136 /* MPI2_IEEE_SGE_UNION is for MPI v2.0 products only */
1137 typedef struct _MPI2_IEEE_SGE_UNION
1138 {
1139     union
1140     {
1141         MPI2_IEEE_SGE_SIMPLE_UNION Simple;
1142         MPI2_IEEE_SGE_CHAIN_UNION Chain;
1143     } u;
1144 } MPI2_IEEE_SGE_UNION, MPI2_POINTER PTR_MPI2_IEEE_SGE_UNION,
1145 Mpi2IeeeSgeUnion_t, MPI2_POINTER pMpi2IeeeSgeUnion_t;

1148 /******
1149 * IEEE SGE union for IO SGL's
1150 *****/

1152 typedef union _MPI25_SGE_IO_UNION
1153 {
1154     MPI2_IEEE_SGE_SIMPLE64 IeeeSimple;
1155     MPI25_IEEE_SGE_CHAIN64 IeeeChain;
1156 } MPI25_SGE_IO_UNION, MPI2_POINTER PTR_MPI25_SGE_IO_UNION,
1157 Mpi25SGEIOUnion_t, MPI2_POINTER pMpi25SGEIOUnion_t;

```

```

1160 /*****
1161 * IEEE SGE field definitions and masks
1162 *****/

1164 /* Flags field bit definitions */

1166 #define MPI2_IEEE_SGE_FLAGS_ELEMENT_TYPE_MASK    (0x80)
1167 #define MPI25_IEEE_SGE_FLAGS_END_OF_LIST        (0x40)

1169 #define MPI2_IEEE32_SGE_FLAGS_SHIFT              (24)

1171 #define MPI2_IEEE32_SGE_LENGTH_MASK              (0x00FFFFFF)

1173 /* Element Type */

1175 #define MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT       (0x00)
1176 #define MPI2_IEEE_SGE_FLAGS_CHAIN_ELEMENT       (0x80)

1178 /* Data Location Address Space */

1180 #define MPI2_IEEE_SGE_FLAGS_ADDR_MASK            (0x03)
1181 #define MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR         (0x00) /* for MPI v2.0, use in I
1182 #define MPI2_IEEE_SGE_FLAGS_IOCDDR_ADDR         (0x01) /* use in IEEE Simple Ele
1086 #define MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR         (0x00)
1087 #define MPI2_IEEE_SGE_FLAGS_IOCDDR_ADDR         (0x01)
1183 #define MPI2_IEEE_SGE_FLAGS_IOCPLB_ADDR         (0x02)
1184 #define MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR     (0x03) /* for MPI v2.0, use in I
1185 #define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR  (0x03) /* use in MPI v2.0 IEEE C
1186 #define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR  (MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPC
1089 #define MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR     (0x03)

1188 /*****
1189 * IEEE SGE operation Macros
1190 *****/

1192 /* SIMPLE FlagsLength manipulations... */
1193 #define MPI2_IEEE32_SGE_SET_FLAGS(f)             ((U32)(f) << MPI2_IEEE32_SGE_FLAGS_SHIF
1194 #define MPI2_IEEE32_SGE_GET_FLAGS(f)            (((f) & ~MPI2_IEEE32_SGE_LENGTH_MASK) >
1195 #define MPI2_IEEE32_SGE_LENGTH(f)               ((f) & MPI2_IEEE32_SGE_LENGTH_MASK)

1197 #define MPI2_IEEE32_SGE_SET_FLAGS_LENGTH(f, l)   (MPI2_IEEE32_SGE_SET_FLAGS(f

1199 #define MPI2_IEEE32_pSGE_GET_FLAGS(psg)         MPI2_IEEE32_SGE_GET_FLAGS((p
1200 #define MPI2_IEEE32_pSGE_GET_LENGTH(psg)        MPI2_IEEE32_SGE_LENGTH((psg)
1201 #define MPI2_IEEE32_pSGE_SET_FLAGS_LENGTH(psg,f,l) (psg)->FlagsLength = MPI2_IE

1203 /* CAUTION - The following are READ-MODIFY-WRITE! */
1204 #define MPI2_IEEE32_pSGE_SET_FLAGS(psg,f)       (psg)->FlagsLength |= MPI2_IEEE32_S
1205 #define MPI2_IEEE32_pSGE_SET_LENGTH(psg,l)      (psg)->FlagsLength |= MPI2_IEEE32_S

1209 /*****
1210 *
1211 * Fusion-MPT MPI/IEEE Scatter Gather Unions
1212 *
1213 *****/

1215 typedef union _MPI2_SIMPLE_SGE_UNION
1216 {
1217     MPI2_SGE_SIMPLE_UNION      MpiSimple;
1218     MPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;

```

```

1219 } MPI2_SIMPLE_SGE_UNION, MPI2_POINTER PTR_MPI2_SIMPLE_SGE_UNION,
      unchanged portion omitted
1230     Mpi2SGEIOUnion_t, MPI2_POINTER pMpi2SGEIOUnion_t;

1233 /*****
1234 *
1235 * Values for SGLFlags field, used in many request messages with an SGL
1236 *
1237 *****/

1239 /* values for MPI SGL Data Location Address Space subfield */
1240 #define MPI2_SGLFLAGS_ADDRESS_SPACE_MASK        (0x0C)
1241 #define MPI2_SGLFLAGS_SYSTEM_ADDRESS_SPACE     (0x00)
1242 #define MPI2_SGLFLAGS_IOCDDR_ADDRESS_SPACE     (0x04)
1243 #define MPI2_SGLFLAGS_IOCPLB_ADDRESS_SPACE     (0x08)
1244 #define MPI2_SGLFLAGS_IOCPLBNTA_ADDRESS_SPACE (0x0C)
1245 /* values for SGL Type subfield */
1246 #define MPI2_SGLFLAGS_SGL_TYPE_MASK            (0x03)
1247 #define MPI2_SGLFLAGS_SGL_TYPE_MPI            (0x00)
1248 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE32        (0x01) /* MPI v2.0 products
1153 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE32        (0x01)
1249 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE64        (0x02)

1252 #endif

```

```

*****
158147 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_cfg.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48 * Copyright (c) 2000-2013 LSI Corporation.
49 * Copyright (c) 2000 to 2009, LSI Corporation.
50 * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_cfg.h
51  * Title: MPI Configuration messages and pages
52  * Creation Date: November 10, 2006
53  */
54  * mpi2_cfg.h Version: 02.00.27
55  * mpi2_cfg.h Version: 02.00.12
56  *
57  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58  * prefix are for use only on MPI v2.5 products, and must not be used
59  * with MPI v2.0 products. Unless otherwise noted, names beginning with
60  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61  *
62  * Version History
63  * -----
64  *
65  * Date          Version      Description
66  * -----
67  * 04-30-07      02.00.00      Corresponds to Fusion-MPT MPI Specification Rev A.
68  * 06-04-07      02.00.01      Added defines for SAS IO Unit Page 2 PhyFlags.
69  *                               Added Manufacturing Page 11.
70  *                               Added MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE
71  *                               define.
72  * 06-26-07      02.00.02      Adding generic structure for product-specific
73  *                               Manufacturing pages: MPI2_CONFIG_PAGE_MANUFACTURING_PS.
74  *                               Rework of BIOS Page 2 configuration page.
75  *                               Fixed MPI2_BIOSPAGE2_BOOT_DEVICE to be a union of the
76  *                               forms.
77  *                               Added configuration pages IOC Page 8 and Driver
78  *                               Persistent Mapping Page 0.
79  * 08-31-07      02.00.03      Modified configuration pages dealing with Integrated
80  *                               RAID (Manufacturing Page 4, RAID Volume Pages 0 and 1,
81  *                               RAID Physical Disk Pages 0 and 1, RAID Configuration
82  *                               Page 0).
83  *                               Added new value for AccessStatus field of SAS Device
84  *                               Page 0 (_SATA_NEEDS_INITIALIZATION).
85  * 10-31-07      02.00.04      Added missing SEPDevHandle field to
86  *                               MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
87  * 12-18-07      02.00.05      Modified IO Unit Page 0 to use 32-bit version fields for
88  *                               NVDATA.
89  *                               Modified IOC Page 7 to use masks and added field for
90  *                               SASBroadcastPrimitiveMasks.
91  *                               Added MPI2_CONFIG_PAGE_BIOS_4.
92  *                               Added MPI2_CONFIG_PAGE_LOG_0.
93  * 02-29-08      02.00.06      Modified various names to make them 32-character unique.
94  *                               Added SAS Device IDs.
95  *                               Updated Integrated RAID configuration pages including
96  *                               Manufacturing Page 4, IOC Page 6, and RAID Configuration
97  *                               Page 0.
98  * 05-21-08      02.00.07      Added define MPI2_MANPAGE4_MIX_SSD_SAS_SATA.
99  *                               Added define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION.
100 *                               Fixed define MPI2_IOCTLPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING.
101 *                               Added missing MaxNumRoutedSasAddresses field to

```

```

85 *      MPI2_CONFIG_PAGE_EXPANDER_0.
86 *      Added SAS Port Page 0.
87 *      Modified structure layout for
88 *      MPI2_CONFIG_PAGE_DRIVER_MAPPING_0.
89 * 06-27-08 02.00.08 Changed MPI2_CONFIG_PAGE_RD_PDISK_1 to use
90 *      MPI2_RAID_PHYS_DISK1_PATH_MAX to size the array.
91 * 10-02-08 02.00.09 Changed MPI2_RAID_PGAD_CONFIGNUM_MASK from 0x0000FFFF
92 *      to 0x000000FF.
93 *      Added two new values for the Physical Disk Coercion Size
94 *      bits in the Flags field of Manufacturing Page 4.
95 *      Added product-specific Manufacturing pages 16 to 31.
96 *      Modified Flags bits for controlling write cache on SATA
97 *      drives in IO Unit Page 1.
98 *      Added new bit to AdditionalControlFlags of SAS IO Unit
99 *      Page 1 to control Invalid Topology Correction.
100 *      Added additional defines for RAID Volume Page 0
101 *      VolumeStatusFlags field.
102 *      Modified meaning of RAID Volume Page 0 VolumeSettings
103 *      define for auto-configure of hot-swap drives.
104 *      Added SupportedPhysDisks field to RAID Volume Page 1 and
105 *      added related defines.
106 *      Added PhysDiskAttributes field (and related defines) to
107 *      RAID Physical Disk Page 0.
108 *      Added MPI2_SAS_PHYINFO_PHY_VACANT define.
109 *      Added three new DiscoveryStatus bits for SAS IO Unit
110 *      Page 0 and SAS Expander Page 0.
111 *      Removed multiplexing information from SAS IO Unit pages.
112 *      Added BootDeviceWaitTime field to SAS IO Unit Page 4.
113 *      Removed Zone Address Resolved bit from PhyInfo and from
114 *      Expander Page 0 Flags field.
115 *      Added two new AccessStatus values to SAS Device Page 0
116 *      for indicating routing problems. Added 3 reserved words
117 *      to this page.
118 * 01-19-09 02.00.10 Fixed defines for GPIOVal field of IO Unit Page 3.
119 *      Inserted missing reserved field into structure for IOC
120 *      Page 6.
121 *      Added more pending task bits to RAID Volume Page 0
122 *      VolumeStatusFlags defines.
123 *      Added MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED define.
124 *      Added a new DiscoveryStatus bit for SAS IO Unit Page 0
125 *      and SAS Expander Page 0 to flag a downstream initiator
126 *      when in simplified routing mode.
127 *      Removed SATA Init Failure defines for DiscoveryStatus
128 *      fields of SAS IO Unit Page 0 and SAS Expander Page 0.
129 *      Added MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED define.
130 *      Added PortGroups, DmaGroup, and ControlGroup fields to
131 *      SAS Device Page 0.
132 * 05-06-09 02.00.11 Added structures and defines for IO Unit Page 5 and IO
133 *      Unit Page 6.
134 *      Added expander reduced functionality data to SAS
135 *      Expander Page 0.
136 *      Added SAS PHY Page 2 and SAS PHY Page 3.
137 * 07-30-09 02.00.12 Added IO Unit Page 7.
138 *      Added new device ids.
139 *      Added SAS IO Unit Page 5.
140 *      Added partial and slumber power management capable flags
141 *      to SAS Device Page 0 Flags field.
142 *      Added PhyInfo defines for power condition.
143 *      Added Ethernet configuration pages.
144 * 10-28-09 02.00.13 Added MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY.
145 *      Added SAS PHY Page 4 structure and defines.
146 * 02-10-10 02.00.14 Modified the comments for the configuration page
147 *      structures that contain an array of data. The host
148 *      should use the "count" field in the page data (e.g. the
149 *      NumPhys field) to determine the number of valid elements
150 *      in the array.

```

```

151 *      Added/modified some MPI2_MFGPAGE_DEVID_SAS defines.
152 *      Added PowerManagementCapabilities to IO Unit Page 7.
153 *      Added PortWidthModGroup field to
154 *      MPI2_SAS_IO_UNITS5_PHY_PM_SETTINGS.
155 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_6 and related defines.
156 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_7 and related defines.
157 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_8 and related defines.
158 * 05-12-10 02.00.15 Added MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT
159 *      define.
160 *      Added MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE define.
161 *      Added MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY define.
162 * 08-11-10 02.00.16 Removed IO Unit Page 1 device path (multi-pathing)
163 *      defines.
164 * 11-10-10 02.00.17 Added ReceptacleID field (replacing Reserved1) to
165 *      MPI2_MANPAGE7_CONNECTOR_INFO and reworked defines for
166 *      the Pinout field.
167 *      Added BoardTemperature and BoardTemperatureUnits fields
168 *      to MPI2_CONFIG_PAGE_IO_UNIT_7.
169 *      Added MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING define
170 *      and MPI2_CONFIG_PAGE_EXT_MAN_PS structure.
171 * 02-23-11 02.00.18 Added ProxyVF_ID field to MPI2_CONFIG_REQUEST.
172 *      Added IO Unit Page 8, IO Unit Page 9,
173 *      and IO Unit Page 10.
174 *      Added SASNotifyPrimitiveMasks field to
175 *      MPI2_CONFIG_PAGE_IOC_7.
176 * 03-09-11 02.00.19 Fixed IO Unit Page 10 (to match the spec).
177 * 05-25-11 02.00.20 Cleaned up a few comments.
178 * 08-24-11 02.00.21 Marked the IO Unit Page 7 PowerManagementCapabilities
179 *      for PCIe link as obsolete.
180 *      Added SpinupFlags field containing a Disable Spin-up bit
181 *      to the MPI2_SAS_IOUNIT4_SPINUP_GROUP fields of SAS IO
182 *      Unit Page 4.
183 * 11-18-11 02.00.22 Added define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT.
184 *      Added UEFIVersion field to BIOS Page 1 and defined new
185 *      BiosOptions bits.
186 *      Incorporating additions for MPI v2.5.
187 * 11-27-12 02.00.23 Added MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER.
188 *      Added MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID.
189 * 12-20-12 02.00.24 Marked MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION as
190 *      obsolete for MPI v2.5 and later.
191 *      Added some defines for 12G SAS speeds.
192 * 04-09-13 02.00.25 Added MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK.
193 *      Fixed MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS to
194 *      match the specification.
195 * 08-19-13 02.00.26 Added reserved words to MPI2_CONFIG_PAGE_IO_UNIT_7 for
196 *      future use.
197 * 12-05-13 02.00.27 Added MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL for
198 *      MPI2_CONFIG_PAGE_MAN_7.
199 *      Added EnclosureLevel and ConnectorName fields to
200 *      MPI2_CONFIG_PAGE_SAS_DEV_0.
201 *      Added MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID for
202 *      MPI2_CONFIG_PAGE_SAS_DEV_0.
203 *      Added EnclosureLevel field to
204 *      MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
205 *      Added MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID for
206 *      MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
207 * -----
208 */

210 #ifndef MPI2_CNFG_H
211 #define MPI2_CNFG_H

213 /*****
214 * Configuration Page Header and defines
215 *****/

```

```

217 /* Config Page Header */
218 typedef struct _MPI2_CONFIG_PAGE_HEADER
219 {
220     U8          PageVersion;          /* 0x00 */
221     U8          PageLength;          /* 0x01 */
222     U8          PageNumber;          /* 0x02 */
223     U8          PageType;           /* 0x03 */
224 } MPI2_CONFIG_PAGE_HEADER, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_HEADER,
    unchanged portion omitted
258     Mpi2ConfigPageExtendedHeaderUnion, MPI2_POINTER pMpi2ConfigPageExtendedHeaderU

261 /* PageType field values */
262 #define MPI2_CONFIG_PAGEATTR_READ_ONLY          (0x00)
263 #define MPI2_CONFIG_PAGEATTR_CHANGEABLE       (0x10)
264 #define MPI2_CONFIG_PAGEATTR_PERSISTENT       (0x20)
265 #define MPI2_CONFIG_PAGEATTR_MASK            (0xF0)

267 #define MPI2_CONFIG_PAGETYPE_IO_UNIT          (0x00)
268 #define MPI2_CONFIG_PAGETYPE_IOC             (0x01)
269 #define MPI2_CONFIG_PAGETYPE_BIOS            (0x02)
270 #define MPI2_CONFIG_PAGETYPE_RAID_VOLUME     (0x08)
271 #define MPI2_CONFIG_PAGETYPE_MANUFACTURING   (0x09)
272 #define MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK   (0x0A)
273 #define MPI2_CONFIG_PAGETYPE_EXTENDED        (0x0F)
274 #define MPI2_CONFIG_PAGETYPE_MASK            (0x0F)

276 #define MPI2_CONFIG_TYPENUM_MASK             (0x0FFF)

279 /* ExtPageType field values */
280 #define MPI2_CONFIG_EXTPAGETYPE_SAS_IO_UNIT   (0x10)
281 #define MPI2_CONFIG_EXTPAGETYPE_SAS_EXPANDER (0x11)
282 #define MPI2_CONFIG_EXTPAGETYPE_SAS_DEVICE   (0x12)
283 #define MPI2_CONFIG_EXTPAGETYPE_SAS_PHY      (0x13)
284 #define MPI2_CONFIG_EXTPAGETYPE_LOG          (0x14)
285 #define MPI2_CONFIG_EXTPAGETYPE_ENCLOSURE    (0x15)
286 #define MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG  (0x16)
287 #define MPI2_CONFIG_EXTPAGETYPE_DRIVER_MAPPING (0x17)
288 #define MPI2_CONFIG_EXTPAGETYPE_SAS_PORT     (0x18)
289 #define MPI2_CONFIG_EXTPAGETYPE_ETHERNET     (0x19)
290 #define MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING (0x1A)

293 /*****
294 * PageAddress defines
295 *****/

297 /* RAID Volume PageAddress format */
298 #define MPI2_RAID_VOLUME_PGAD_FORM_MASK      (0xF0000000)
299 #define MPI2_RAID_VOLUME_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
300 #define MPI2_RAID_VOLUME_PGAD_FORM_HANDLE    (0x10000000)

302 #define MPI2_RAID_VOLUME_PGAD_HANDLE_MASK     (0x0000FFFF)

305 /* RAID Physical Disk PageAddress format */
306 #define MPI2_PHYSDISK_PGAD_FORM_MASK          (0xF0000000)
307 #define MPI2_PHYSDISK_PGAD_FORM_GET_NEXT_PHYSDISKNUM (0x00000000)
308 #define MPI2_PHYSDISK_PGAD_FORM_PHYSDISKNUM  (0x10000000)
309 #define MPI2_PHYSDISK_PGAD_FORM_DEVHANDLE     (0x20000000)

311 #define MPI2_PHYSDISK_PGAD_PHYSDISKNUM_MASK  (0x000000FF)
312 #define MPI2_PHYSDISK_PGAD_DEVHANDLE_MASK    (0x0000FFFF)

```

```

315 /* SAS Expander PageAddress format */
316 #define MPI2_SAS_EXPAND_PGAD_FORM_MASK      (0xF0000000)
317 #define MPI2_SAS_EXPAND_PGAD_FORM_GET_NEXT_HNDL (0x00000000)
318 #define MPI2_SAS_EXPAND_PGAD_FORM_HNDL_PHY_NUM (0x10000000)
319 #define MPI2_SAS_EXPAND_PGAD_FORM_HNDL      (0x20000000)

321 #define MPI2_SAS_EXPAND_PGAD_HANDLE_MASK     (0x0000FFFF)
322 #define MPI2_SAS_EXPAND_PGAD_PHYNUM_MASK    (0x00FF0000)
323 #define MPI2_SAS_EXPAND_PGAD_PHYNUM_SHIFT   (16)

326 /* SAS Device PageAddress format */
327 #define MPI2_SAS_DEVICE_PGAD_FORM_MASK      (0xF0000000)
328 #define MPI2_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
329 #define MPI2_SAS_DEVICE_PGAD_FORM_HANDLE    (0x20000000)

331 #define MPI2_SAS_DEVICE_PGAD_HANDLE_MASK     (0x0000FFFF)

334 /* SAS PHY PageAddress format */
335 #define MPI2_SAS_PHY_PGAD_FORM_MASK         (0xF0000000)
336 #define MPI2_SAS_PHY_PGAD_FORM_PHY_NUMBER   (0x00000000)
337 #define MPI2_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX (0x10000000)

339 #define MPI2_SAS_PHY_PGAD_PHY_NUMBER_MASK    (0x000000FF)
340 #define MPI2_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK (0x0000FFFF)

343 /* SAS Port PageAddress format */
344 #define MPI2_SASPORT_PGAD_FORM_MASK         (0xF0000000)
345 #define MPI2_SASPORT_PGAD_FORM_GET_NEXT_PORT (0x00000000)
346 #define MPI2_SASPORT_PGAD_FORM_PORT_NUM     (0x10000000)

348 #define MPI2_SASPORT_PGAD_PORTNUMBER_MASK    (0x000000FF)

351 /* SAS Enclosure PageAddress format */
352 #define MPI2_SAS_ENCLOS_PGAD_FORM_MASK      (0xF0000000)
353 #define MPI2_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
354 #define MPI2_SAS_ENCLOS_PGAD_FORM_HANDLE    (0x10000000)

356 #define MPI2_SAS_ENCLOS_PGAD_HANDLE_MASK     (0x0000FFFF)

359 /* RAID Configuration PageAddress format */
360 #define MPI2_RAID_PGAD_FORM_MASK            (0xF0000000)
361 #define MPI2_RAID_PGAD_FORM_GET_NEXT_CONFIGNUM (0x00000000)
362 #define MPI2_RAID_PGAD_FORM_CONFIGNUM       (0x10000000)
363 #define MPI2_RAID_PGAD_FORM_ACTIVE_CONFIG   (0x20000000)

365 #define MPI2_RAID_PGAD_CONFIGNUM_MASK        (0x000000FF)

368 /* Driver Persistent Mapping PageAddress format */
369 #define MPI2_DPM_PGAD_FORM_MASK             (0xF0000000)
370 #define MPI2_DPM_PGAD_FORM_ENTRY_RANGE      (0x00000000)

372 #define MPI2_DPM_PGAD_ENTRY_COUNT_MASK      (0x0FFF0000)
373 #define MPI2_DPM_PGAD_ENTRY_COUNT_SHIFT     (16)
374 #define MPI2_DPM_PGAD_START_ENTRY_MASK     (0x0000FFFF)

377 /* Ethernet PageAddress format */
378 #define MPI2_ETHERNET_PGAD_FORM_MASK        (0xF0000000)
379 #define MPI2_ETHERNET_PGAD_FORM_IF_NUM      (0x00000000)

```

```
381 #define MPI2_ETHERNET_PGAD_IF_NUMBER_MASK (0x000000FF)

385 /*****
386 * Configuration messages
387 *****/
```

```
389 /* Configuration Request Message */
390 typedef struct _MPI2_CONFIG_REQUEST
391 {
392     U8 Action; /* 0x00 */
393     U8 SGLFlags; /* 0x01 */
394     U8 ChainOffset; /* 0x02 */
395     U8 Function; /* 0x03 */
396     U16 ExtPageLength; /* 0x04 */
397     U8 ExtPageType; /* 0x06 */
398     U8 MsgFlags; /* 0x07 */
399     U8 VP_ID; /* 0x08 */
400     U8 VF_ID; /* 0x09 */
401     U16 Reserved1; /* 0x0A */
402     U8 Reserved2; /* 0x0C */
403     U8 ProxyVF_ID; /* 0x0D */
404     U16 Reserved4; /* 0x0E */
405     U32 Reserved3; /* 0x0C */
406     U32 MPI2_CONFIG_PAGE_HEADER Header; /* 0x14 */
407     U32 PageAddress; /* 0x18 */
408     MPI2_SGE_IO_UNION PageBufferSGE; /* 0x1C */
409 } MPI2_CONFIG_REQUEST, MPI2_POINTER PTR_MPI2_CONFIG_REQUEST,
410 Mpi2ConfigRequest_t, MPI2_POINTER pMpi2ConfigRequest_t;
```

```
412 /* values for the Action field */
413 #define MPI2_CONFIG_ACTION_PAGE_HEADER (0x00)
414 #define MPI2_CONFIG_ACTION_PAGE_READ_CURRENT (0x01)
415 #define MPI2_CONFIG_ACTION_PAGE_WRITE_CURRENT (0x02)
416 #define MPI2_CONFIG_ACTION_PAGE_DEFAULT (0x03)
417 #define MPI2_CONFIG_ACTION_PAGE_WRITE_NVRAM (0x04)
418 #define MPI2_CONFIG_ACTION_PAGE_READ_DEFAULT (0x05)
419 #define MPI2_CONFIG_ACTION_PAGE_READ_NVRAM (0x06)
420 #define MPI2_CONFIG_ACTION_PAGE_GET_CHANGEABLE (0x07)
```

```
422 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */
367 /* values for SGLFlags field are in the SGL section of mpi2.h */
```

```
425 /* Config Reply Message */
426 typedef struct _MPI2_CONFIG_REPLY
427 {
428     U8 Action; /* 0x00 */
429     U8 SGLFlags; /* 0x01 */
430     U8 MsgLength; /* 0x02 */
431     U8 Function; /* 0x03 */
432     U16 ExtPageLength; /* 0x04 */
433     U8 ExtPageType; /* 0x06 */
434     U8 MsgFlags; /* 0x07 */
435     U8 VP_ID; /* 0x08 */
436     U8 VF_ID; /* 0x09 */
437     U16 Reserved1; /* 0x0A */
438     U16 Reserved2; /* 0x0C */
439     U16 IOCStatus; /* 0x0E */
440     U32 IOCLogInfo; /* 0x10 */
441     MPI2_CONFIG_PAGE_HEADER Header; /* 0x14 */
442 } MPI2_CONFIG_REPLY, MPI2_POINTER PTR_MPI2_CONFIG_REPLY,
443 Mpi2ConfigReply_t, MPI2_POINTER pMpi2ConfigReply_t;
```

```
447 /*****
448 *
449 * Configuration Pages
450 *
451 *****/
```

```
453 /*****
454 * Manufacturing Config pages
455 *****/
```

```
457 #define MPI2_MFGPAGE_VENDORID_LSI (0x1000)

459 /* MPI v2.0 SAS products */
404 /* SAS */
460 #define MPI2_MFGPAGE_DEVID_SAS2004 (0x0070)
461 #define MPI2_MFGPAGE_DEVID_SAS2008 (0x0072)
462 #define MPI2_MFGPAGE_DEVID_SAS2108_1 (0x0074)
463 #define MPI2_MFGPAGE_DEVID_SAS2108_2 (0x0076)
464 #define MPI2_MFGPAGE_DEVID_SAS2108_3 (0x0077)
465 #define MPI2_MFGPAGE_DEVID_SAS2116_1 (0x0064)
466 #define MPI2_MFGPAGE_DEVID_SAS2116_2 (0x0065)
```

```
468 #define MPI2_MFGPAGE_DEVID_SSS6200 (0x007E)

470 #define MPI2_MFGPAGE_DEVID_SAS2208_1 (0x0080)
471 #define MPI2_MFGPAGE_DEVID_SAS2208_2 (0x0081)
472 #define MPI2_MFGPAGE_DEVID_SAS2208_3 (0x0082)
473 #define MPI2_MFGPAGE_DEVID_SAS2208_4 (0x0083)
474 #define MPI2_MFGPAGE_DEVID_SAS2208_5 (0x0084)
475 #define MPI2_MFGPAGE_DEVID_SAS2208_6 (0x0085)
476 #define MPI2_MFGPAGE_DEVID_SAS2308_1 (0x0086)
477 #define MPI2_MFGPAGE_DEVID_SAS2308_2 (0x0087)
478 #define MPI2_MFGPAGE_DEVID_SAS2308_3 (0x008E)
419 #define MPI2_MFGPAGE_DEVID_SAS2208_7 (0x0086)
420 #define MPI2_MFGPAGE_DEVID_SAS2208_8 (0x0087)
```

```
480 /* MPI v2.5 SAS products */
481 #define MPI25_MFGPAGE_DEVID_SAS3004 (0x0096)
482 #define MPI25_MFGPAGE_DEVID_SAS3008 (0x0097)
483 #define MPI25_MFGPAGE_DEVID_SAS3108_1 (0x0090)
484 #define MPI25_MFGPAGE_DEVID_SAS3108_2 (0x0091)
485 #define MPI25_MFGPAGE_DEVID_SAS3108_5 (0x0094)
486 #define MPI25_MFGPAGE_DEVID_SAS3108_6 (0x0095)
```

```
491 /* Manufacturing Page 0 */
```

```
493 typedef struct _MPI2_CONFIG_PAGE_MAN_0
494 {
495     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
496     U8 ChipName[16]; /* 0x04 */
497     U8 ChipRevision[8]; /* 0x14 */
498     U8 BoardName[16]; /* 0x1C */
499     U8 BoardAssembly[16]; /* 0x2C */
500     U8 BoardTracerNumber[16]; /* 0x3C */
501 } MPI2_CONFIG_PAGE_MAN_0,
unchanged_portion_omitted
```

```
616 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_MAN_4,
617 Mpi2ManufacturingPage4_t, MPI2_POINTER pMpi2ManufacturingPage4_t;
```

```
619 #define MPI2_MANUFACTURING4_PAGEVERSION (0x0A)
```

```

621 /* Manufacturing Page 4 Flags field */
622 #define MPI2_MANPAGE4_METADATA_SIZE_MASK (0x00030000)
623 #define MPI2_MANPAGE4_METADATA_512MB (0x00000000)

625 #define MPI2_MANPAGE4_MIX_SSD_SAS_SATA (0x00008000)
626 #define MPI2_MANPAGE4_MIX_SSD_AND_NON_SSD (0x00004000)
627 #define MPI2_MANPAGE4_HIDE_PHYSDISK_NON_IR (0x00002000)

629 #define MPI2_MANPAGE4_MASK_PHYSDISK_COERCION (0x00001C00)
630 #define MPI2_MANPAGE4_PHYSDISK_COERCION_1GB (0x00000000)
631 #define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION (0x00000400)
632 #define MPI2_MANPAGE4_PHYSDISK_ADAPTIVE_COERCION (0x00000800)
633 #define MPI2_MANPAGE4_PHYSDISK_ZERO_COERCION (0x00000C00)

635 #define MPI2_MANPAGE4_MASK_BAD_BLOCK_MARKING (0x00000300)
636 #define MPI2_MANPAGE4_DEFAULT_BAD_BLOCK_MARKING (0x00000000)
637 #define MPI2_MANPAGE4_TABLE_BAD_BLOCK_MARKING (0x00000100)
638 #define MPI2_MANPAGE4_WRITE_LONG_BAD_BLOCK_MARKING (0x00000200)

640 #define MPI2_MANPAGE4_FORCE_OFFLINE_FAILOVER (0x00000080)
641 #define MPI2_MANPAGE4_RAID10_DISABLE (0x00000040)
642 #define MPI2_MANPAGE4_RAID1E_DISABLE (0x00000020)
643 #define MPI2_MANPAGE4_RAID1_DISABLE (0x00000010)
644 #define MPI2_MANPAGE4_RAID0_DISABLE (0x00000008)
645 #define MPI2_MANPAGE4_IR_MODEPAGE8_DISABLE (0x00000004)
646 #define MPI2_MANPAGE4_IM_RESYNC_CACHE_ENABLE (0x00000002)
647 #define MPI2_MANPAGE4_IR_NO_MIX_SAS_SATA (0x00000001)

650 /* Manufacturing Page 5 */

652 /*
653 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
654 * one and check the value returned for NumPhys at runtime.
655 * one and check Header.PageLength or NumPhys at runtime.
656 */
656 #ifndef MPI2_MAN_PAGE_5_PHY_ENTRIES
657 #define MPI2_MAN_PAGE_5_PHY_ENTRIES (1)
658 #endif

660 typedef struct _MPI2_MANUFACTURING5_ENTRY
661 {
662     U64 WWID; /* 0x00 */
663     U64 DeviceName; /* 0x08 */
664 } MPI2_MANUFACTURING5_ENTRY, MPI2_POINTER_PTR_MPI2_MANUFACTURING5_ENTRY,
unchanged portion omitted
690 MPI2_POINTER_PTR_MPI2_CONFIG_PAGE_MAN_6,
691 Mpi2ManufacturingPage6_t, MPI2_POINTER pMpi2ManufacturingPage6_t;

693 #define MPI2_MANUFACTURING6_PAGEVERSION (0x00)

696 /* Manufacturing Page 7 */

698 typedef struct _MPI2_MANPAGE7_CONNECTOR_INFO
699 {
700     U32 Pinout; /* 0x00 */
701     U8 Connector[16]; /* 0x04 */
702     U8 Location; /* 0x14 */
703     U8 ReceptacleID; /* 0x15 */
704     U8 Reserved1; /* 0x15 */
705     U16 Slot; /* 0x16 */
706     U32 Reserved2; /* 0x18 */
707 } MPI2_MANPAGE7_CONNECTOR_INFO, MPI2_POINTER_PTR_MPI2_MANPAGE7_CONNECTOR_INFO,
Mpi2ManPage7ConnectorInfo_t, MPI2_POINTER pMpi2ManPage7ConnectorInfo_t;

```

```

709 /* defines for the Pinout field */
710 #define MPI2_MANPAGE7_PINOUT_LANE_MASK (0x0000FF00)
711 #define MPI2_MANPAGE7_PINOUT_LANE_SHIFT (8)
712 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L4 (0x00080000)
713 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L3 (0x00040000)
714 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L2 (0x00020000)
715 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L1 (0x00010000)
716 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L4 (0x00000800)
717 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L3 (0x00000400)
718 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L2 (0x00000200)
719 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L1 (0x00000100)
720 #define MPI2_MANPAGE7_PINOUT_SFF_8482 (0x00000002)
721 #define MPI2_MANPAGE7_PINOUT_CONNECTION_UNKNOWN (0x00000001)

723 #define MPI2_MANPAGE7_PINOUT_TYPE_MASK (0x000000FF)
724 #define MPI2_MANPAGE7_PINOUT_TYPE_UNKNOWN (0x00)
725 #define MPI2_MANPAGE7_PINOUT_SATA_SINGLE (0x01)
726 #define MPI2_MANPAGE7_PINOUT_SFF_8482 (0x02)
727 #define MPI2_MANPAGE7_PINOUT_SFF_8486 (0x03)
728 #define MPI2_MANPAGE7_PINOUT_SFF_8484 (0x04)
729 #define MPI2_MANPAGE7_PINOUT_SFF_8087 (0x05)
730 #define MPI2_MANPAGE7_PINOUT_SFF_8643_4I (0x06)
731 #define MPI2_MANPAGE7_PINOUT_SFF_8643_8I (0x07)
732 #define MPI2_MANPAGE7_PINOUT_SFF_8470 (0x08)
733 #define MPI2_MANPAGE7_PINOUT_SFF_8088 (0x09)
734 #define MPI2_MANPAGE7_PINOUT_SFF_8644_4X (0x0A)
735 #define MPI2_MANPAGE7_PINOUT_SFF_8644_8X (0x0B)
736 #define MPI2_MANPAGE7_PINOUT_SFF_8644_16X (0x0C)
737 #define MPI2_MANPAGE7_PINOUT_SFF_8436 (0x0D)

739 /* defines for the Location field */
740 #define MPI2_MANPAGE7_LOCATION_UNKNOWN (0x01)
741 #define MPI2_MANPAGE7_LOCATION_INTERNAL (0x02)
742 #define MPI2_MANPAGE7_LOCATION_EXTERNAL (0x04)
743 #define MPI2_MANPAGE7_LOCATION_SWITCHABLE (0x08)
744 #define MPI2_MANPAGE7_LOCATION_AUTO (0x10)
745 #define MPI2_MANPAGE7_LOCATION_NOT_PRESENT (0x20)
746 #define MPI2_MANPAGE7_LOCATION_NOT_CONNECTED (0x80)

748 /*
749 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
750 * one and check the value returned for NumPhys at runtime.
751 * one and check NumPhys at runtime.
752 */
752 #ifndef MPI2_MANPAGE7_CONNECTOR_INFO_MAX
753 #define MPI2_MANPAGE7_CONNECTOR_INFO_MAX (1)
754 #endif

756 typedef struct _MPI2_CONFIG_PAGE_MAN_7
757 {
758     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
759     U32 Reserved1; /* 0x04 */
760     U32 Reserved2; /* 0x08 */
761     U32 Flags; /* 0x0C */
762     U8 EnclosureName[16]; /* 0x10 */
763     U8 NumPhys; /* 0x20 */
764     U8 Reserved3; /* 0x21 */
765     U16 Reserved4; /* 0x22 */
766 } MPI2_CONFIG_PAGE_MAN_7, MPI2_POINTER_PTR_MPI2_CONFIG_PAGE_MAN_7,
Mpi2ManufacturingPage7_t, MPI2_POINTER pMpi2ManufacturingPage7_t;

761 #define MPI2_MANUFACTURING7_PAGEVERSION (0x01)
762 #define MPI2_MANUFACTURING7_PAGEVERSION (0x00)

```

```

763 /* defines for the Flags field */
764 #define MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL      (0x00000008)
765 #define MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER  (0x00000002)
766 #define MPI2_MANPAGE7_FLAG_USE_SLOT_INFO            (0x00000001)

769 /*
770 * Generic structure to use for product-specific manufacturing pages
771 * (currently Manufacturing Page 8 through Manufacturing Page 31).
772 */

774 typedef struct _MPI2_CONFIG_PAGE_MAN_PS
775 {
776     MPI2_CONFIG_PAGE_HEADER      Header;          /* 0x00 */
777     U32                          ProductSpecificInfo; /* 0x04 */
778 } MPI2_CONFIG_PAGE_MAN_PS,
unchanged portion omitted
833     Mpi2IOUnitPage1_t, MPI2_POINTER pMpi2IOUnitPage1_t;

835 #define MPI2_IOUNITPAGE1_PAGEVERSION                (0x04)

837 /* IO Unit Page 1 Flags defines */
838 #define MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK   (0x00004000)
839 #define MPI25_IOUNITPAGE1_NEW_DEVICE_FAST_PATH_DISABLE (0x00002000)
840 #define MPI25_IOUNITPAGE1_DISABLE_FAST_PATH        (0x00001000)
841 #define MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY (0x00000800)
842 #define MPI2_IOUNITPAGE1_MASK_SATA_WRITE_CACHE     (0x00000600)
843 #define MPI2_IOUNITPAGE1_SATA_WRITE_CACHE_SHIFT    (9)
844 #define MPI2_IOUNITPAGE1_ENABLE_SATA_WRITE_CACHE   (0x00000000)
845 #define MPI2_IOUNITPAGE1_DISABLE_SATA_WRITE_CACHE  (0x00000200)
846 #define MPI2_IOUNITPAGE1_UNCHANGED_SATA_WRITE_CACHE (0x00000400)
847 #define MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE (0x00000100)
848 #define MPI2_IOUNITPAGE1_DISABLE_IR                (0x00000040)
849 #define MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING (0x00000020)
850 #define MPI2_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID   (0x00000004)
768 #define MPI2_IOUNITPAGE1_MULTI_PATHING             (0x00000002)
769 #define MPI2_IOUNITPAGE1_SINGLE_PATHING            (0x00000000)

853 /* IO Unit Page 3 */

855 /*
856 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
857 * one and check the value returned for GPIOCount at runtime.
858 * one and check Header.PageLength at runtime.
859 */
859 #ifndef MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX
860 #define MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX            (1)
861 #endif

863 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_3
864 {
865     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
866     U8                      GPIOCount;      /* 0x04 */
867     U8                      Reserved1;      /* 0x05 */
868     U16                     Reserved2;      /* 0x06 */
869     U16                     GPIOVal[MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX]; /* 0x08 */
870 } MPI2_CONFIG_PAGE_IO_UNIT_3, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_3,
871     Mpi2IOUnitPage3_t, MPI2_POINTER pMpi2IOUnitPage3_t;

873 #define MPI2_IOUNITPAGE3_PAGEVERSION                (0x01)

875 /* defines for IO Unit Page 3 GPIOVal field */
876 #define MPI2_IOUNITPAGE3_GPIO_FUNCTION_MASK        (0xFFFFC)
877 #define MPI2_IOUNITPAGE3_GPIO_FUNCTION_SHIFT      (2)
878 #define MPI2_IOUNITPAGE3_GPIO_SETTING_OFF         (0x0000)

```

```

879 #define MPI2_IOUNITPAGE3_GPIO_SETTING_ON           (0x0001)

882 /* IO Unit Page 5 */

884 /*
885 * Upper layer code (drivers, utilities, etc.) should leave this define set to
886 * one and check the value returned for NumDmaEngines at runtime.
887 * one and check Header.PageLength or NumDmaEngines at runtime.
888 */
888 #ifndef MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES
889 #define MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES         (1)
890 #endif

892 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_5
893 {
894     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
895     U64                      RaidAcceleratorBufferBaseAddress; /* 0x04 */
896     U64                      RaidAcceleratorBufferSize;        /* 0x0C */
897     U64                      RaidAcceleratorControlBaseAddress; /* 0x14 */
898     U8                       RAControlSize;                    /* 0x1C */
899     U8                       NumDmaEngines;                    /* 0x1D */
900     U8                       RAMinControlSize;                 /* 0x1E */
901     U8                       RAMaxControlSize;                 /* 0x1F */
902     U32                      Reserved1;                         /* 0x20 */
903     U32                      Reserved2;                         /* 0x24 */
904     U32                      Reserved3;                         /* 0x28 */
905     U32                      DmaEngineCapabilities[MPI2_IOUNITPAGE5_DMAENGINE_ENT
906 } MPI2_CONFIG_PAGE_IO_UNIT_5, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_5,
907     Mpi2IOUnitPage5_t, MPI2_POINTER pMpi2IOUnitPage5_t;

909 #define MPI2_IOUNITPAGE5_PAGEVERSION                (0x00)

911 /* defines for IO Unit Page 5 DmaEngineCapabilities field */
912 #define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS (0xFFFF0000)
913 #define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS (0xFF00)
914 #define MPI2_IOUNITPAGE5_DMA_CAP_SHIFT_MAX_REQUESTS (16)

915 #define MPI2_IOUNITPAGE5_DMA_CAP_EEDP              (0x0008)
916 #define MPI2_IOUNITPAGE5_DMA_CAP_PARITY_GENERATION (0x0004)
917 #define MPI2_IOUNITPAGE5_DMA_CAP_HASHING           (0x0002)
918 #define MPI2_IOUNITPAGE5_DMA_CAP_ENCRYPTION        (0x0001)

921 /* IO Unit Page 6 */

923 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_6
924 {
925     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
926     U16                      Flags;          /* 0x04 */
927     U8                       RAHostControlSize; /* 0x06 */
928     U8                       Reserved0;        /* 0x07 */
929     U64                      RaidAcceleratorHostControlBaseAddress; /* 0x08 */
930     U32                      Reserved1;        /* 0x10 */
931     U32                      Reserved2;        /* 0x14 */
932     U32                      Reserved3;        /* 0x18 */
933 } MPI2_CONFIG_PAGE_IO_UNIT_6, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_6,
934     Mpi2IOUnitPage6_t, MPI2_POINTER pMpi2IOUnitPage6_t;

936 #define MPI2_IOUNITPAGE6_PAGEVERSION                (0x00)

938 /* defines for IO Unit Page 6 Flags field */
939 #define MPI2_IOUNITPAGE6_FLAGS_ENABLE_RAID_ACCELERATOR (0x0001)

942 /* IO Unit Page 7 */

```

```

944 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_7
945 {
946     MPI2_CONFIG_PAGE_HEADER Header;           /* 0x00 */
947     U8 CurrentPowerMode;                     /* 0x04 */
948     U8 PreviousPowerMode;                   /* 0x05 */
949     U16 Reserved1;                          /* 0x04 */
950     U8 PCIEWidth;                           /* 0x06 */
951     U8 PCIESpeed;                           /* 0x07 */
952     U32 ProcessorState;                     /* 0x08 */
953     U32 PowerManagementCapabilities;       /* 0x0C */
954     U16 Reserved2;                          /* 0x0C */
955     U8 IOCTemperature;                      /* 0x10 */
956     U8 IOCTemperatureUnits;                /* 0x12 */
957     U8 IOCSpeed;                           /* 0x13 */
958     U16 BoardTemperature;                   /* 0x14 */
959     U8 BoardTemperatureUnits;               /* 0x16 */
960     U8 Reserved3;                          /* 0x17 */
961     U32 Reserved4;                          /* 0x18 */
962     U32 Reserved5;                          /* 0x1C */
963     U32 Reserved6;                          /* 0x20 */
964     U32 Reserved7;                          /* 0x24 */
965     U32 Reserved8;                          /* 0x14 */
966 } MPI2_CONFIG_PAGE_IO_UNIT_7, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_7,
967   Mpi2IOUnitPage7_t, MPI2_POINTER pMpi2IOUnitPage7_t;

966 #define MPI2_IOUNITPAGE7_PAGEVERSION      (0x04)
967 #define MPI2_IOUNITPAGE7_PAGEVERSION      (0x00)

968 /* defines for IO Unit Page 7 CurrentPowerMode and PreviousPowerMode fields */
969 #define MPI25_IOUNITPAGE7_PM_INIT_MASK    (0xC0)
970 #define MPI25_IOUNITPAGE7_PM_INIT_UNAVAILABLE (0x00)
971 #define MPI25_IOUNITPAGE7_PM_INIT_HOST    (0x40)
972 #define MPI25_IOUNITPAGE7_PM_INIT_IO_UNIT (0x80)
973 #define MPI25_IOUNITPAGE7_PM_INIT_PCIE_DPA (0xC0)

974 #define MPI25_IOUNITPAGE7_PM_MODE_MASK    (0x07)
975 #define MPI25_IOUNITPAGE7_PM_MODE_UNAVAILABLE (0x00)
976 #define MPI25_IOUNITPAGE7_PM_MODE_UNKNOWN (0x01)
977 #define MPI25_IOUNITPAGE7_PM_MODE_FULL_POWER (0x04)
978 #define MPI25_IOUNITPAGE7_PM_MODE_REDUCED_POWER (0x05)
979 #define MPI25_IOUNITPAGE7_PM_MODE_STANDBY (0x06)

983 /* defines for IO Unit Page 7 PCIEWidth field */
984 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X1    (0x01)
985 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X2    (0x02)
986 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X4    (0x04)
987 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X8    (0x08)

989 /* defines for IO Unit Page 7 PCIESpeed field */
990 #define MPI2_IOUNITPAGE7_PCIE_SPEED_2_5_GBPS (0x00)
991 #define MPI2_IOUNITPAGE7_PCIE_SPEED_5_0_GBPS (0x01)
992 #define MPI2_IOUNITPAGE7_PCIE_SPEED_8_0_GBPS (0x02)

994 /* defines for IO Unit Page 7 ProcessorState field */
995 #define MPI2_IOUNITPAGE7_PSTATE_MASK_SECOND (0x0000000F)
996 #define MPI2_IOUNITPAGE7_PSTATE_SHIFT_SECOND (0)

998 #define MPI2_IOUNITPAGE7_PSTATE_NOT_PRESENT (0x00)
999 #define MPI2_IOUNITPAGE7_PSTATE_DISABLED (0x01)
1000 #define MPI2_IOUNITPAGE7_PSTATE_ENABLED (0x02)

1002 /* defines for IO Unit Page 7 PowerManagementCapabilities field */
1003 #define MPI25_IOUNITPAGE7_PMCAP_DPA_FULL_PWR_MODE (0x00400000)
1004 #define MPI25_IOUNITPAGE7_PMCAP_DPA_REDUCED_PWR_MODE (0x00200000)

```

```

1005 #define MPI25_IOUNITPAGE7_PMCAP_DPA_STANDBY_MODE (0x00100000)
1006 #define MPI25_IOUNITPAGE7_PMCAP_HOST_FULL_PWR_MODE (0x00040000)
1007 #define MPI25_IOUNITPAGE7_PMCAP_HOST_REDUCED_PWR_MODE (0x00020000)
1008 #define MPI25_IOUNITPAGE7_PMCAP_HOST_STANDBY_MODE (0x00010000)
1009 #define MPI25_IOUNITPAGE7_PMCAP_IO_FULL_PWR_MODE (0x00004000)
1010 #define MPI25_IOUNITPAGE7_PMCAP_IO_REDUCED_PWR_MODE (0x00002000)
1011 #define MPI25_IOUNITPAGE7_PMCAP_IO_STANDBY_MODE (0x00001000)
1012 #define MPI2_IOUNITPAGE7_PMCAP_HOST_12_5_PCT_IOCSPD (0x00000400)
1013 #define MPI2_IOUNITPAGE7_PMCAP_HOST_25_0_PCT_IOCSPD (0x00000200)
1014 #define MPI2_IOUNITPAGE7_PMCAP_HOST_50_0_PCT_IOCSPD (0x00000100)
1015 #define MPI25_IOUNITPAGE7_PMCAP_IO_12_5_PCT_IOCSPD (0x00000040)
1016 #define MPI25_IOUNITPAGE7_PMCAP_IO_25_0_PCT_IOCSPD (0x00000020)
1017 #define MPI25_IOUNITPAGE7_PMCAP_IO_50_0_PCT_IOCSPD (0x00000010)
1018 #define MPI2_IOUNITPAGE7_PMCAP_HOST_WIDTH_CHANGE_PCIE (0x00000008) /* obsolete */
1019 #define MPI2_IOUNITPAGE7_PMCAP_HOST_SPEED_CHANGE_PCIE (0x00000004) /* obsolete */
1020 #define MPI25_IOUNITPAGE7_PMCAP_IO_WIDTH_CHANGE_PCIE (0x00000002) /* obsolete */
1021 #define MPI25_IOUNITPAGE7_PMCAP_IO_SPEED_CHANGE_PCIE (0x00000001) /* obsolete */

1023 /* obsolete names for the PowerManagementCapabilities bits (above) */
1024 #define MPI2_IOUNITPAGE7_PMCAP_12_5_PCT_IOCSPD (0x00000400)
1025 #define MPI2_IOUNITPAGE7_PMCAP_25_0_PCT_IOCSPD (0x00000200)
1026 #define MPI2_IOUNITPAGE7_PMCAP_50_0_PCT_IOCSPD (0x00000100)
1027 #define MPI2_IOUNITPAGE7_PMCAP_PCIE_WIDTH_CHANGE (0x00000008) /* obsolete */
1028 #define MPI2_IOUNITPAGE7_PMCAP_PCIE_SPEED_CHANGE (0x00000004) /* obsolete */

1031 /* defines for IO Unit Page 7 IOCTemperatureUnits field */
1032 #define MPI2_IOUNITPAGE7_IOC_TEMP_NOT_PRESENT (0x00)
1033 #define MPI2_IOUNITPAGE7_IOC_TEMP_FAHRENHEIT (0x01)
1034 #define MPI2_IOUNITPAGE7_IOC_TEMP_CELSIUS (0x02)

1036 /* defines for IO Unit Page 7 IOCSpeed field */
1037 #define MPI2_IOUNITPAGE7_IOC_SPEED_FULL (0x01)
1038 #define MPI2_IOUNITPAGE7_IOC_SPEED_HALF (0x02)
1039 #define MPI2_IOUNITPAGE7_IOC_SPEED_QUARTER (0x04)
1040 #define MPI2_IOUNITPAGE7_IOC_SPEED_EIGHTH (0x08)

1042 /* defines for IO Unit Page 7 BoardTemperatureUnits field */
1043 #define MPI2_IOUNITPAGE7_BOARD_TEMP_NOT_PRESENT (0x00)
1044 #define MPI2_IOUNITPAGE7_BOARD_TEMP_FAHRENHEIT (0x01)
1045 #define MPI2_IOUNITPAGE7_BOARD_TEMP_CELSIUS (0x02)

1048 /* IO Unit Page 8 */

1050 #define MPI2_IOUNIT8_NUM_THRESHOLDS (4)

1052 typedef struct _MPI2_IOUNIT8_SENSOR
1053 {
1054     U16 Flags; /* 0x00 */
1055     U16 Reserved1; /* 0x02 */
1056     U16 Threshold[MPI2_IOUNIT8_NUM_THRESHOLDS]; /* 0x04 */
1057     U32 Reserved2; /* 0x0C */
1058     U32 Reserved3; /* 0x10 */
1059     U32 Reserved4; /* 0x14 */
1060 } MPI2_IOUNIT8_SENSOR, MPI2_POINTER PTR_MPI2_IOUNIT8_SENSOR,
1061   Mpi2IOUnit8Sensor_t, MPI2_POINTER pMpi2IOUnit8Sensor_t;

1063 /* defines for IO Unit Page 8 Sensor Flags field */
1064 #define MPI2_IOUNIT8_SENSOR_FLAGS_T3_ENABLE (0x0008)
1065 #define MPI2_IOUNIT8_SENSOR_FLAGS_T2_ENABLE (0x0004)
1066 #define MPI2_IOUNIT8_SENSOR_FLAGS_T1_ENABLE (0x0002)
1067 #define MPI2_IOUNIT8_SENSOR_FLAGS_T0_ENABLE (0x0001)

1069 /*
1070 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to

```

```

1071 * one and check the value returned for NumSensors at runtime.
1072 */
1073 #ifndef MPI2_IOUNITPAGE8_SENSOR_ENTRIES
1074 #define MPI2_IOUNITPAGE8_SENSOR_ENTRIES (1)
1075 #endif

1077 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_8
1078 {
1079     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1080     U32 Reserved1;                          /* 0x04 */
1081     U32 Reserved2;                          /* 0x08 */
1082     U8 NumSensors;                          /* 0x0C */
1083     U8 PollingInterval;                     /* 0x0D */
1084     U16 Reserved3;                          /* 0x0E */
1085     MPI2_IUNIT8_SENSOR Sensor[MPI2_IOUNITPAGE8_SENSOR_ENTRIES]; /* 0x10 */
1086 } MPI2_CONFIG_PAGE_IO_UNIT_8, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_8,
1087   Mpi2IOUnitPage8_t, MPI2_POINTER pMpi2IOUnitPage8_t;

1089 #define MPI2_IOUNITPAGE8_PAGEVERSION (0x00)

1092 /* IO Unit Page 9 */

1094 typedef struct _MPI2_IUNIT9_SENSOR
1095 {
1096     U16 CurrentTemperature;                 /* 0x00 */
1097     U16 Reserved1;                         /* 0x02 */
1098     U8 Flags;                              /* 0x04 */
1099     U8 Reserved2;                          /* 0x05 */
1100     U16 Reserved3;                         /* 0x06 */
1101     U32 Reserved4;                         /* 0x08 */
1102     U32 Reserved5;                         /* 0x0C */
1103 } MPI2_IUNIT9_SENSOR, MPI2_POINTER PTR_MPI2_IUNIT9_SENSOR,
1104   Mpi2IOUnit9Sensor_t, MPI2_POINTER pMpi2IOUnit9Sensor_t;

1106 /* defines for IO Unit Page 9 Sensor Flags field */
1107 #define MPI2_IUNIT9_SENSOR_FLAGS_TEMP_VALID (0x01)

1109 /*
1110 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1111 * one and check the value returned for NumSensors at runtime.
1112 */
1113 #ifndef MPI2_IOUNITPAGE9_SENSOR_ENTRIES
1114 #define MPI2_IOUNITPAGE9_SENSOR_ENTRIES (1)
1115 #endif

1117 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_9
1118 {
1119     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1120     U32 Reserved1;                          /* 0x04 */
1121     U32 Reserved2;                          /* 0x08 */
1122     U8 NumSensors;                          /* 0x0C */
1123     U8 Reserved4;                          /* 0x0D */
1124     U16 Reserved3;                          /* 0x0E */
1125     MPI2_IUNIT9_SENSOR Sensor[MPI2_IOUNITPAGE9_SENSOR_ENTRIES]; /* 0x10 */
1126 } MPI2_CONFIG_PAGE_IO_UNIT_9, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_9,
1127   Mpi2IOUnitPage9_t, MPI2_POINTER pMpi2IOUnitPage9_t;

1129 #define MPI2_IOUNITPAGE9_PAGEVERSION (0x00)

1132 /* IO Unit Page 10 */

1134 typedef struct _MPI2_IUNIT10_FUNCTION
1135 {
1136     U8 CreditPercent;                       /* 0x00 */

```

```

1137     U8 Reserved1;                          /* 0x01 */
1138     U16 Reserved2;                          /* 0x02 */
1139 } MPI2_IUNIT10_FUNCTION, MPI2_POINTER PTR_MPI2_IUNIT10_FUNCTION,
1140   Mpi2IOUnit10Function_t, MPI2_POINTER pMpi2IOUnit10Function_t;

1142 /*
1143 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1144 * one and check the value returned for NumFunctions at runtime.
1145 */
1146 #ifndef MPI2_IOUNITPAGE10_FUNCTION_ENTRIES
1147 #define MPI2_IOUNITPAGE10_FUNCTION_ENTRIES (1)
1148 #endif

1150 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_10
1151 {
1152     MPI2_CONFIG_PAGE_HEADER Header;          /* 0 */
1153     U8 NumFunctions;                       /* 0 */
1154     U8 Reserved1;                          /* 0 */
1155     U16 Reserved2;                          /* 0 */
1156     U32 Reserved3;                          /* 0 */
1157     U32 Reserved4;                          /* 0 */
1158     MPI2_IUNIT10_FUNCTION Function[MPI2_IOUNITPAGE10_FUNCTION_ENTRIES]; /* 0 */
1159 } MPI2_CONFIG_PAGE_IO_UNIT_10, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_10,
1160   Mpi2IOUnitPage10_t, MPI2_POINTER pMpi2IOUnitPage10_t;

1162 #define MPI2_IOUNITPAGE10_PAGEVERSION (0x01)

1166 /*****
1167 * IOC Config Pages
1168 *****/

1170 /* IOC Page 0 */

1172 typedef struct _MPI2_CONFIG_PAGE_IOC_0
1173 {
1174     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1175     U32 Reserved1;                          /* 0x04 */
1176     U32 Reserved2;                          /* 0x08 */
1177     U16 VendorID;                           /* 0x0C */
1178     U16 DeviceID;                           /* 0x0E */
1179     U8 RevisionID;                          /* 0x10 */
1180     U8 Reserved3;                           /* 0x11 */
1181     U16 Reserved4;                          /* 0x12 */
1182     U32 ClassCode;                          /* 0x14 */
1183     U16 SubsystemVendorID;                  /* 0x18 */
1184     U16 SubsystemID;                        /* 0x1A */
1185 } MPI2_CONFIG_PAGE_IOC_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_0,
1186   unchanged portion omitted
1249   Mpi2IOCPage6_t, MPI2_POINTER pMpi2IOCPage6_t;

1251 #define MPI2_IOCPAGE6_PAGEVERSION (0x05)
1252 #define MPI2_IOCPAGE6_PAGEVERSION (0x04)

1253 /* defines for IOC Page 6 CapabilitiesFlags */
1254 #define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT (0x00000020)
1255 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID10_SUPPORT (0x00000010)
1256 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID1_SUPPORT (0x00000008)
1257 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID1E_SUPPORT (0x00000004)
1258 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID0_SUPPORT (0x00000002)
1259 #define MPI2_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE (0x00000001)

1262 /* IOC Page 7 */

```

```
1264 #define MPI2_IOCTLPAGE7_EVENTMASK_WORDS (4)
1266 typedef struct _MPI2_CONFIG_PAGE_IOC_7
1267 {
1268     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1269     U32 Reserved1; /* 0x04 */
1270     U32 EventMasks[MPI2_IOCTLPAGE7_EVENTMASK_WORDS]; /* 0x08 */
1271     U16 SASBroadcastPrimitiveMasks; /* 0x18 */
1272     U16 SASNotifyPrimitiveMasks; /* 0x1A */
1273     U16 Reserved2; /* 0x1C */
1274     U32 Reserved3; /* 0x1E */
1275 } MPI2_CONFIG_PAGE_IOC_7, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_7,
1276 Mpi2IOCPAGE7_t, MPI2_POINTER pMpi2IOCPAGE7_t;
```

```
1277 #define MPI2_IOCTLPAGE7_PAGEVERSION (0x02)
1022 #define MPI2_IOCTLPAGE7_PAGEVERSION (0x01)
```

1280 /* IOC Page 8 */

```
1282 typedef struct _MPI2_CONFIG_PAGE_IOC_8
1283 {
1284     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1285     U8 NumDevsPerEnclosure; /* 0x04 */
1286     U8 Reserved1; /* 0x05 */
1287     U16 Reserved2; /* 0x06 */
1288     U16 MaxPersistentEntries; /* 0x08 */
1289     U16 MaxNumPhysicalMappedIDs; /* 0x0A */
1290     U16 Flags; /* 0x0C */
1291     U16 Reserved3; /* 0x0E */
1292     U16 IRVolumeMappingFlags; /* 0x10 */
1293     U16 Reserved4; /* 0x12 */
1294     U32 Reserved5; /* 0x14 */
1295 } MPI2_CONFIG_PAGE_IOC_8, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_8,
1296 Mpi2IOCPAGE8_t, MPI2_POINTER pMpi2IOCPAGE8_t;
```

```
1298 #define MPI2_IOCTLPAGE8_PAGEVERSION (0x00)
1300 /* defines for IOC Page 8 Flags field */
1301 #define MPI2_IOCTLPAGE8_FLAGS_DA_START_SLOT_1 (0x00000020)
1302 #define MPI2_IOCTLPAGE8_FLAGS_RESERVED_TARGETID_0 (0x00000010)
1304 #define MPI2_IOCTLPAGE8_FLAGS_MASK_MAPPING_MODE (0x0000000E)
1305 #define MPI2_IOCTLPAGE8_FLAGS_DEVICE_PERSISTENCE_MAPPING (0x00000000)
1306 #define MPI2_IOCTLPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING (0x00000002)
1308 #define MPI2_IOCTLPAGE8_FLAGS_DISABLE_PERSISTENT_MAPPING (0x00000001)
1309 #define MPI2_IOCTLPAGE8_FLAGS_ENABLE_PERSISTENT_MAPPING (0x00000000)
1311 /* defines for IOC Page 8 IRVolumeMappingFlags */
1312 #define MPI2_IOCTLPAGE8_IRFLAGS_MASK_VOLUME_MAPPING_MODE (0x00000003)
1313 #define MPI2_IOCTLPAGE8_IRFLAGS_LOW_VOLUME_MAPPING (0x00000000)
1314 #define MPI2_IOCTLPAGE8_IRFLAGS_HIGH_VOLUME_MAPPING (0x00000001)
```

1317 /*****
1318 * BIOS Config Pages
1319 *****/

1321 /* BIOS Page 1 */

```
1323 typedef struct _MPI2_CONFIG_PAGE_BIOS_1
1324 {
1325     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1326     U32 BiosOptions; /* 0x04 */
1327     U32 IOCSettings; /* 0x08 */
```

```
1328     U32 Reserved1; /* 0x0C */
1329     U32 DeviceSettings; /* 0x10 */
1330     U16 NumberOfDevices; /* 0x14 */
1331     U16 UEFIVersion; /* 0x16 */
1332     U16 Reserved2; /* 0x18 */
1333     U16 IOTimeoutBlockDevicesNonRM; /* 0x1A */
1334     U16 IOTimeoutSequential; /* 0x1C */
1335     U16 IOTimeoutOther; /* 0x1E */
1336     U16 IOTimeoutBlockDevicesRM; /* 0x20 */
1337 } MPI2_CONFIG_PAGE_BIOS_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_BIOS_1,
1338 Mpi2BiosPage1_t, MPI2_POINTER pMpi2BiosPage1_t;
```

```
1339 #define MPI2_BIOSPAGE1_PAGEVERSION (0x05)
1084 #define MPI2_BIOSPAGE1_PAGEVERSION (0x04)
```

```
1341 /* values for BIOS Page 1 BiosOptions field */
1342 #define MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID (0x000000F0)
1343 #define MPI2_BIOSPAGE1_OPTIONS_LST_OEM_ID (0x00000000)
1345 #define MPI2_BIOSPAGE1_OPTIONS_MASK_UEFI_HII_REGISTRATION (0x00000006)
1346 #define MPI2_BIOSPAGE1_OPTIONS_ENABLE_UEFI_HII (0x00000000)
1347 #define MPI2_BIOSPAGE1_OPTIONS_DISABLE_UEFI_HII (0x00000002)
1348 #define MPI2_BIOSPAGE1_OPTIONS_VERSION_CHECK_UEFI_HII (0x00000004)
```

```
1350 #define MPI2_BIOSPAGE1_OPTIONS_DISABLE_BIOS (0x00000001)
```

```
1352 /* values for BIOS Page 1 IOCSettings field */
1353 #define MPI2_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE (0x00030000)
1354 #define MPI2_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT (0x00000000)
1355 #define MPI2_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT (0x00010000)
```

```
1357 #define MPI2_BIOSPAGE1_IOCSET_MASK_RM_SETTING (0x000000C0)
1358 #define MPI2_BIOSPAGE1_IOCSET_NONE_RM_SETTING (0x00000000)
1359 #define MPI2_BIOSPAGE1_IOCSET_BOOT_RM_SETTING (0x00000040)
1360 #define MPI2_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING (0x00000080)
```

```
1362 #define MPI2_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT (0x00000030)
1363 #define MPI2_BIOSPAGE1_IOCSET_NO_SUPPORT (0x00000000)
1364 #define MPI2_BIOSPAGE1_IOCSET_BIOS_SUPPORT (0x00000010)
1365 #define MPI2_BIOSPAGE1_IOCSET_OS_SUPPORT (0x00000020)
1366 #define MPI2_BIOSPAGE1_IOCSET_ALL_SUPPORT (0x00000030)
```

```
1368 #define MPI2_BIOSPAGE1_IOCSET_ALTERNATE_CHS (0x00000008)
```

```
1370 /* values for BIOS Page 1 DeviceSettings field */
1371 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING (0x00000010)
1372 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN (0x00000008)
1373 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_RM_LUN (0x00000004)
1374 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN (0x00000002)
1375 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN (0x00000001)
```

```
1377 /* defines for BIOS Page 1 UEFIVersion field */
1378 #define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_MASK (0xFF00)
1379 #define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_SHIFT (8)
1380 #define MPI2_BIOSPAGE1_UEFI_VER_MINOR_MASK (0x00FF)
1381 #define MPI2_BIOSPAGE1_UEFI_VER_MINOR_SHIFT (0)
```

1385 /* BIOS Page 2 */

```
1387 typedef struct _MPI2_BOOT_DEVICE_ADAPTER_ORDER
1388 {
1389     U32 Reserved1; /* 0x00 */
1390     U32 Reserved2; /* 0x04 */
1391     U32 Reserved3; /* 0x08 */
```

```

1392     U32         Reserved4;           /* 0x0C */
1393     U32         Reserved5;           /* 0x10 */
1394     U32         Reserved6;           /* 0x14 */
1395 } MPI2_BOOT_DEVICE_ADAPTER_ORDER,
    unchanged portion omitted
1493     Mpi2BiosPage3_t, MPI2_POINTER pMpi2BiosPage3_t;

1495 #define MPI2_BIOSPAGE3_PAGEVERSION          (0x00)

1497 /* values for BIOS Page 3 GlobalFlags */
1498 #define MPI2_BIOSPAGE3_FLAGS_PAUSE_ON_ERROR (0x00000002)
1499 #define MPI2_BIOSPAGE3_FLAGS_VERBOSE_ENABLE (0x00000004)
1500 #define MPI2_BIOSPAGE3_FLAGS_HOOK_INT_40_DISABLE (0x00000010)

1502 #define MPI2_BIOSPAGE3_FLAGS_DEV_LIST_DISPLAY_MASK (0x000000E0)
1503 #define MPI2_BIOSPAGE3_FLAGS_INSTALLED_DEV_DISPLAY (0x00000000)
1504 #define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DISPLAY (0x00000020)
1505 #define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DEV_DISPLAY (0x00000040)

1508 /* BIOS Page 4 */

1510 /*
1511 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1512 * one and check the value returned for NumPhys at runtime.
1513 * one and check Header.PageLength or NumPhys at runtime.
1514 */
1514 #ifndef MPI2_BIOS_PAGE_4_PHY_ENTRIES
1515 #define MPI2_BIOS_PAGE_4_PHY_ENTRIES          (1)
1516 #endif

1518 typedef struct _MPI2_BIOS4_ENTRY
1519 {
1520     U64         ReassignmentWWID;     /* 0x00 */
1521     U64         ReassignmentDeviceName; /* 0x08 */
1522 } MPI2_BIOS4_ENTRY, MPI2_POINTER PTR_MPI2_BIOS4_ENTRY,
    unchanged portion omitted
1563     Mpi2RaidVol0Settings_t, MPI2_POINTER pMpi2RaidVol0Settings_t;

1565 /* RAID Volume Page 0 HotSparePool defines, also used in RAID Physical Disk */
1566 #define MPI2_RAID_HOT_SPARE_POOL_0          (0x01)
1567 #define MPI2_RAID_HOT_SPARE_POOL_1          (0x02)
1568 #define MPI2_RAID_HOT_SPARE_POOL_2          (0x04)
1569 #define MPI2_RAID_HOT_SPARE_POOL_3          (0x08)
1570 #define MPI2_RAID_HOT_SPARE_POOL_4          (0x10)
1571 #define MPI2_RAID_HOT_SPARE_POOL_5          (0x20)
1572 #define MPI2_RAID_HOT_SPARE_POOL_6          (0x40)
1573 #define MPI2_RAID_HOT_SPARE_POOL_7          (0x80)

1575 /* RAID Volume Page 0 VolumeSettings defines */
1576 #define MPI2_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX (0x0008)
1577 #define MPI2_RAIDVOL0_SETTING_AUTO_CONFIG_HSWAP_DISABLE (0x0004)

1579 #define MPI2_RAIDVOL0_SETTING_MASK_WRITE_CACHING (0x0003)
1580 #define MPI2_RAIDVOL0_SETTING_UNCHANGED (0x0000)
1581 #define MPI2_RAIDVOL0_SETTING_DISABLE_WRITE_CACHING (0x0001)
1582 #define MPI2_RAIDVOL0_SETTING_ENABLE_WRITE_CACHING (0x0002)

1584 /*
1585 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1586 * one and check the value returned for NumPhysDisks at runtime.
1587 * one and check Header.PageLength at runtime.
1588 */
1588 #ifndef MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX
1589 #define MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX    (1)
1590 #endif

```

```

1592 typedef struct _MPI2_CONFIG_PAGE_RAID_VOL_0
1593 {
1594     MPI2_CONFIG_PAGE_HEADER Header;           /* 0x00 */
1595     U16         DevHandle;                   /* 0x04 */
1596     U8          VolumeState;                 /* 0x06 */
1597     U8          VolumeType;                  /* 0x07 */
1598     U32         VolumeStatusFlags;          /* 0x08 */
1599     MPI2_RAIDVOL0_SETTINGS VolumeSettings;  /* 0x0C */
1600     U64         MaxLBA;                      /* 0x10 */
1601     U32         StripeSize;                 /* 0x18 */
1602     U16         BlockSize;                  /* 0x1C */
1603     U16         Reserved1;                  /* 0x1E */
1604     U8          SupportedPhysDisks;        /* 0x20 */
1605     U8          ResyncRate;                 /* 0x21 */
1606     U16         DataScrubDuration;         /* 0x22 */
1607     U8          NumPhysDisks;              /* 0x24 */
1608     U8          Reserved2;                 /* 0x25 */
1609     U8          Reserved3;                 /* 0x26 */
1610     U8          InactiveStatus;            /* 0x27 */
1611     MPI2_RAIDVOL0_PHYS_DISK PhysDisk[MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX]; /* 0x28 */
1612 } MPI2_CONFIG_PAGE_RAID_VOL_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RAID_VOL_0,
1613     Mpi2RaidVolPage0_t, MPI2_POINTER pMpi2RaidVolPage0_t;

1615 #define MPI2_RAIDVOLPAGE0_PAGEVERSION      (0x0A)

1617 /* values for RAID VolumeState */
1618 #define MPI2_RAID_VOL_STATE_MISSING        (0x00)
1619 #define MPI2_RAID_VOL_STATE_FAILED        (0x01)
1620 #define MPI2_RAID_VOL_STATE_INITIALIZING (0x02)
1621 #define MPI2_RAID_VOL_STATE_ONLINE       (0x03)
1622 #define MPI2_RAID_VOL_STATE_DEGRADED     (0x04)
1623 #define MPI2_RAID_VOL_STATE_OPTIMAL      (0x05)

1625 /* values for RAID VolumeType */
1626 #define MPI2_RAID_VOL_TYPE_RAID0         (0x00)
1627 #define MPI2_RAID_VOL_TYPE_RAID1E      (0x01)
1628 #define MPI2_RAID_VOL_TYPE_RAID1      (0x02)
1629 #define MPI2_RAID_VOL_TYPE_RAID10     (0x05)
1630 #define MPI2_RAID_VOL_TYPE_UNKNOWN     (0xFF)

1632 /* values for RAID Volume Page 0 VolumeStatusFlags field */
1633 #define MPI2_RAIDVOL0_STATUS_FLAG_PENDING_RESYNC (0x02000000)
1634 #define MPI2_RAIDVOL0_STATUS_FLAG_BACKG_INIT_PENDING (0x01000000)
1635 #define MPI2_RAIDVOL0_STATUS_FLAG_MDC_PENDING (0x00800000)
1636 #define MPI2_RAIDVOL0_STATUS_FLAG_USER_CONSIST_PENDING (0x00400000)
1637 #define MPI2_RAIDVOL0_STATUS_FLAG_MAKE_DATA_CONSISTENT (0x00200000)
1638 #define MPI2_RAIDVOL0_STATUS_FLAG_DATA_SCRUB (0x00100000)
1639 #define MPI2_RAIDVOL0_STATUS_FLAG_CONSISTENCY_CHECK (0x00080000)
1640 #define MPI2_RAIDVOL0_STATUS_FLAG_CAPACITY_EXPANSION (0x00040000)
1641 #define MPI2_RAIDVOL0_STATUS_FLAG_BACKGROUND_INIT (0x00020000)
1642 #define MPI2_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS (0x00010000)
1643 #define MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT (0x00000080)
1644 #define MPI2_RAIDVOL0_STATUS_FLAG_OCE_ALLOWED (0x00000040)
1645 #define MPI2_RAIDVOL0_STATUS_FLAG_BGI_COMPLETE (0x00000020)
1646 #define MPI2_RAIDVOL0_STATUS_FLAG_1E_OFFSET_MIRROR (0x00000000)
1647 #define MPI2_RAIDVOL0_STATUS_FLAG_1E_ADJACENT_MIRROR (0x00000010)
1648 #define MPI2_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL (0x00000008)
1649 #define MPI2_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE (0x00000004)
1650 #define MPI2_RAIDVOL0_STATUS_FLAG_QUIESCED (0x00000002)
1651 #define MPI2_RAIDVOL0_STATUS_FLAG_ENABLED (0x00000001)

1653 /* values for RAID Volume Page 0 SupportedPhysDisks field */
1654 #define MPI2_RAIDVOL0_SUPPORT_SOLID_STATE_DISKS (0x08)
1655 #define MPI2_RAIDVOL0_SUPPORT_HARD_DISKS (0x04)
1656 #define MPI2_RAIDVOL0_SUPPORT_SAS_PROTOCOL (0x02)

```

```

1657 #define MPI2_RAIDVOL0_SUPPORT_SATA_PROTOCOL (0x01)

1659 /* values for RAID Volume Page 0 InactiveStatus field */
1660 #define MPI2_RAIDVOLPAGE0_UNKNOWN_INACTIVE (0x00)
1661 #define MPI2_RAIDVOLPAGE0_STALE_METADATA_INACTIVE (0x01)
1662 #define MPI2_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE (0x02)
1663 #define MPI2_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE (0x03)
1664 #define MPI2_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE (0x04)
1665 #define MPI2_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE (0x05)
1666 #define MPI2_RAIDVOLPAGE0_PREVIOUSLY_DELETED (0x06)

1669 /* RAID Volume Page 1 */

1671 typedef struct _MPI2_CONFIG_PAGE_RAID_VOL_1
1672 {
1673     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1674     U16 DevHandle; /* 0x04 */
1675     U16 Reserved0; /* 0x06 */
1676     U8 GUID[24]; /* 0x08 */
1677     U8 Name[16]; /* 0x20 */
1678     U64 WWID; /* 0x30 */
1679     U32 Reserved1; /* 0x38 */
1680     U32 Reserved2; /* 0x3C */
1681 } MPI2_CONFIG_PAGE_RAID_VOL_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RAID_VOL_1,
    unchanged portion omitted
1735 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RD_PDISK_0,
1736 Mpi2RaidPhysDiskPage0_t, MPI2_POINTER pMpi2RaidPhysDiskPage0_t;

1738 #define MPI2_RAIDPHYSDISKPAGE0_PAGEVERSION (0x05)

1740 /* PhysDiskState defines */
1741 #define MPI2_RAID_PD_STATE_NOT_CONFIGURED (0x00)
1742 #define MPI2_RAID_PD_STATE_NOT_COMPATIBLE (0x01)
1743 #define MPI2_RAID_PD_STATE_OFFLINE (0x02)
1744 #define MPI2_RAID_PD_STATE_ONLINE (0x03)
1745 #define MPI2_RAID_PD_STATE_HOT_SPARE (0x04)
1746 #define MPI2_RAID_PD_STATE_DEGRADED (0x05)
1747 #define MPI2_RAID_PD_STATE_REBUILDING (0x06)
1748 #define MPI2_RAID_PD_STATE_OPTIMAL (0x07)

1750 /* OfflineReason defines */
1751 #define MPI2_PHYSDISK0_ONLINE (0x00)
1752 #define MPI2_PHYSDISK0_OFFLINE_MISSING (0x01)
1753 #define MPI2_PHYSDISK0_OFFLINE_FAILED (0x03)
1754 #define MPI2_PHYSDISK0_OFFLINE_INITIALIZING (0x04)
1755 #define MPI2_PHYSDISK0_OFFLINE_REQUESTED (0x05)
1756 #define MPI2_PHYSDISK0_OFFLINE_FAILED_REQUESTED (0x06)
1757 #define MPI2_PHYSDISK0_OFFLINE_OTHER (0xFF)

1759 /* IncompatibleReason defines */
1760 #define MPI2_PHYSDISK0_COMPATIBLE (0x00)
1761 #define MPI2_PHYSDISK0_INCOMPATIBLE_PROTOCOL (0x01)
1762 #define MPI2_PHYSDISK0_INCOMPATIBLE_BLOCKSIZE (0x02)
1763 #define MPI2_PHYSDISK0_INCOMPATIBLE_MAX_LBA (0x03)
1764 #define MPI2_PHYSDISK0_INCOMPATIBLE_SATA_EXTENDED_CMD (0x04)
1765 #define MPI2_PHYSDISK0_INCOMPATIBLE_REMOVEABLE_MEDIA (0x05)
1766 #define MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE (0x06)
1767 #define MPI2_PHYSDISK0_INCOMPATIBLE_UNKNOWN (0xFF)

1769 /* PhysDiskAttributes defines */
1770 #define MPI2_PHYSDISK0_ATTRIB_MEDIA_MASK (0x0C)
1771 #define MPI2_PHYSDISK0_ATTRIB_SOLID_STATE_DRIVE (0x08)
1772 #define MPI2_PHYSDISK0_ATTRIB_HARD_DISK_DRIVE (0x04)

1774 #define MPI2_PHYSDISK0_ATTRIB_PROTOCOL_MASK (0x03)

```

```

1775 #define MPI2_PHYSDISK0_ATTRIB_SAS_PROTOCOL (0x02)
1776 #define MPI2_PHYSDISK0_ATTRIB_SATA_PROTOCOL (0x01)

1778 /* PhysDiskStatusFlags defines */
1779 #define MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED (0x00000040)
1780 #define MPI2_PHYSDISK0_STATUS_FLAG_OCE_TARGET (0x00000020)
1781 #define MPI2_PHYSDISK0_STATUS_FLAG_WRITE_CACHE_ENABLED (0x00000010)
1782 #define MPI2_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS (0x00000000)
1783 #define MPI2_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS (0x00000008)
1784 #define MPI2_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME (0x00000004)
1785 #define MPI2_PHYSDISK0_STATUS_FLAG_QUIESCED (0x00000002)
1786 #define MPI2_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC (0x00000001)

1789 /* RAID Physical Disk Page 1 */

1791 /*
1792 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1793 * one and check the value returned for NumPhysDiskPaths at runtime.
1794 * one and check Header.PageLength or NumPhysDiskPaths at runtime.
1795 */
1796 #define MPI2_RAID_PHYS_DISK1_PATH_MAX (1)
1797 #endif

1799 typedef struct _MPI2_RAIDPHYSDISK1_PATH
1800 {
1801     U16 DevHandle; /* 0x00 */
1802     U16 Reserved1; /* 0x02 */
1803     U64 WWID; /* 0x04 */
1804     U64 OwnerWWID; /* 0x0C */
1805     U8 OwnerIdentifier; /* 0x14 */
1806     U8 Reserved2; /* 0x15 */
1807     U16 Flags; /* 0x16 */
1808 } MPI2_RAIDPHYSDISK1_PATH, MPI2_POINTER PTR_MPI2_RAIDPHYSDISK1_PATH,
    unchanged portion omitted
1825 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RD_PDISK_1,
1826 Mpi2RaidPhysDiskPage1_t, MPI2_POINTER pMpi2RaidPhysDiskPage1_t;

1828 #define MPI2_RAIDPHYSDISKPAGE1_PAGEVERSION (0x02)

1831 /*****
1832 * values for fields used by several types of SAS Config Pages
1833 *****/

1835 /* values for NegotiatedLinkRates fields */
1836 #define MPI2_SAS_NEG_LINK_RATE_MASK_LOGICAL (0xF0)
1837 #define MPI2_SAS_NEG_LINK_RATE_SHIFT_LOGICAL (4)
1838 #define MPI2_SAS_NEG_LINK_RATE_MASK_PHYSICAL (0x0F)
1839 /* link rates used for Negotiated Physical and Logical Link Rate */
1840 #define MPI2_SAS_NEG_LINK_RATE_UNKNOWN_LINK_RATE (0x00)
1841 #define MPI2_SAS_NEG_LINK_RATE_PHY_DISABLED (0x01)
1842 #define MPI2_SAS_NEG_LINK_RATE_NEGOTIATION_FAILED (0x02)
1843 #define MPI2_SAS_NEG_LINK_RATE_SATA_OOB_COMPLETE (0x03)
1844 #define MPI2_SAS_NEG_LINK_RATE_PORT_SELECTOR (0x04)
1845 #define MPI2_SAS_NEG_LINK_RATE_SMP_RESET_IN_PROGRESS (0x05)
1846 #define MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY (0x06)
1847 #define MPI2_SAS_NEG_LINK_RATE_1_5 (0x08)
1848 #define MPI2_SAS_NEG_LINK_RATE_3_0 (0x09)
1849 #define MPI2_SAS_NEG_LINK_RATE_6_0 (0x0A)
1850 #define MPI2_SAS_NEG_LINK_RATE_12_0 (0x0B)

1853 /* values for AttachedPhyInfo fields */
1854 #define MPI2_SAS_APHYINFO_INSIDE_ZPSDS_PERSISTENT (0x00000040)

```

```

1855 #define MPI2_SAS_APHYINFO_REQUESTED_INSIDE_ZPSDS (0x00000020)
1856 #define MPI2_SAS_APHYINFO_BREAK_REPLY_CAPABLE (0x00000010)

1858 #define MPI2_SAS_APHYINFO_REASON_MASK (0x0000000F)
1859 #define MPI2_SAS_APHYINFO_REASON_UNKNOWN (0x00000000)
1860 #define MPI2_SAS_APHYINFO_REASON_POWER_ON (0x00000001)
1861 #define MPI2_SAS_APHYINFO_REASON_HARD_RESET (0x00000002)
1862 #define MPI2_SAS_APHYINFO_REASON_SMP_PHY_CONTROL (0x00000003)
1863 #define MPI2_SAS_APHYINFO_REASON_LOSS_OF_SYNC (0x00000004)
1864 #define MPI2_SAS_APHYINFO_REASON_MULTIPLEXING_SEQ (0x00000005)
1865 #define MPI2_SAS_APHYINFO_REASON_IT_NEXUS_LOSS_TIMER (0x00000006)
1866 #define MPI2_SAS_APHYINFO_REASON_BREAK_TIMEOUT (0x00000007)
1867 #define MPI2_SAS_APHYINFO_REASON_PHY_TEST_STOPPED (0x00000008)

1870 /* values for PhyInfo fields */
1871 #define MPI2_SAS_PHYINFO_PHY_VACANT (0x80000000)

1873 #define MPI2_SAS_PHYINFO_PHY_POWER_CONDITION_MASK (0x18000000)
1874 #define MPI2_SAS_PHYINFO_SHIFT_PHY_POWER_CONDITION (27)
1875 #define MPI2_SAS_PHYINFO_PHY_POWER_ACTIVE (0x00000000)
1876 #define MPI2_SAS_PHYINFO_PHY_POWER_PARTIAL (0x08000000)
1877 #define MPI2_SAS_PHYINFO_PHY_POWER_SLUMBER (0x10000000)

1879 #define MPI2_SAS_PHYINFO_CHANGED_REQ_INSIDE_ZPSDS (0x04000000)
1880 #define MPI2_SAS_PHYINFO_INSIDE_ZPSDS_PERSISTENT (0x02000000)
1881 #define MPI2_SAS_PHYINFO_REQ_INSIDE_ZPSDS (0x01000000)
1882 #define MPI2_SAS_PHYINFO_ZONE_GROUP_PERSISTENT (0x00400000)
1883 #define MPI2_SAS_PHYINFO_INSIDE_ZPSDS (0x00200000)
1884 #define MPI2_SAS_PHYINFO_ZONING_ENABLED (0x00100000)

1886 #define MPI2_SAS_PHYINFO_REASON_MASK (0x000F0000)
1887 #define MPI2_SAS_PHYINFO_REASON_UNKNOWN (0x00000000)
1888 #define MPI2_SAS_PHYINFO_REASON_POWER_ON (0x00010000)
1889 #define MPI2_SAS_PHYINFO_REASON_HARD_RESET (0x00020000)
1890 #define MPI2_SAS_PHYINFO_REASON_SMP_PHY_CONTROL (0x00030000)
1891 #define MPI2_SAS_PHYINFO_REASON_LOSS_OF_SYNC (0x00040000)
1892 #define MPI2_SAS_PHYINFO_REASON_MULTIPLEXING_SEQ (0x00050000)
1893 #define MPI2_SAS_PHYINFO_REASON_IT_NEXUS_LOSS_TIMER (0x00060000)
1894 #define MPI2_SAS_PHYINFO_REASON_BREAK_TIMEOUT (0x00070000)
1895 #define MPI2_SAS_PHYINFO_REASON_PHY_TEST_STOPPED (0x00080000)

1897 #define MPI2_SAS_PHYINFO_MULTIPLEXING_SUPPORTED (0x00008000)
1898 #define MPI2_SAS_PHYINFO_SATA_PORT_ACTIVE (0x00004000)
1899 #define MPI2_SAS_PHYINFO_SATA_PORT_SELECTOR_PRESENT (0x00002000)
1900 #define MPI2_SAS_PHYINFO_VIRTUAL_PHY (0x00001000)

1902 #define MPI2_SAS_PHYINFO_MASK_PARTIAL_PATHWAY_TIME (0x0000F000)
1903 #define MPI2_SAS_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME (8)

1905 #define MPI2_SAS_PHYINFO_MASK_ROUTING_ATTRIBUTE (0x000000F0)
1906 #define MPI2_SAS_PHYINFO_DIRECT_ROUTING (0x00000000)
1907 #define MPI2_SAS_PHYINFO_SUBTRACTIVE_ROUTING (0x00000010)
1908 #define MPI2_SAS_PHYINFO_TABLE_ROUTING (0x00000020)

1911 /* values for SAS ProgrammedLinkRate fields */
1912 #define MPI2_SAS_PRATE_MAX_RATE_MASK (0xF0)
1913 #define MPI2_SAS_PRATE_MAX_RATE_NOT_PROGRAMMABLE (0x00)
1914 #define MPI2_SAS_PRATE_MAX_RATE_1_5 (0x80)
1915 #define MPI2_SAS_PRATE_MAX_RATE_3_0 (0x90)
1916 #define MPI2_SAS_PRATE_MAX_RATE_6_0 (0xA0)
1917 #define MPI25_SAS_PRATE_MAX_RATE_12_0 (0xB0)
1918 #define MPI2_SAS_PRATE_MIN_RATE_MASK (0x0F)
1919 #define MPI2_SAS_PRATE_MIN_RATE_NOT_PROGRAMMABLE (0x00)
1920 #define MPI2_SAS_PRATE_MIN_RATE_1_5 (0x08)

```

```

1921 #define MPI2_SAS_PRATE_MIN_RATE_3_0 (0x09)
1922 #define MPI2_SAS_PRATE_MIN_RATE_6_0 (0x0A)
1923 #define MPI25_SAS_PRATE_MIN_RATE_12_0 (0x0B)

1926 /* values for SAS HwLinkRate fields */
1927 #define MPI2_SAS_HWRATE_MAX_RATE_MASK (0xF0)
1928 #define MPI2_SAS_HWRATE_MAX_RATE_1_5 (0x80)
1929 #define MPI2_SAS_HWRATE_MAX_RATE_3_0 (0x90)
1930 #define MPI2_SAS_HWRATE_MAX_RATE_6_0 (0xA0)
1931 #define MPI25_SAS_HWRATE_MAX_RATE_12_0 (0xB0)
1932 #define MPI2_SAS_HWRATE_MIN_RATE_MASK (0x0F)
1933 #define MPI2_SAS_HWRATE_MIN_RATE_1_5 (0x08)
1934 #define MPI2_SAS_HWRATE_MIN_RATE_3_0 (0x09)
1935 #define MPI2_SAS_HWRATE_MIN_RATE_6_0 (0x0A)
1936 #define MPI25_SAS_HWRATE_MIN_RATE_12_0 (0x0B)

1940 /*****
1941 * SAS IO Unit Config Pages
1942 *****/

1944 /* SAS IO Unit Page 0 */

1946 typedef struct _MPI2_SAS_IO_UNIT0_PHY_DATA
1947 {
1948     U8 Port; /* 0x00 */
1949     U8 PortFlags; /* 0x01 */
1950     U8 PhyFlags; /* 0x02 */
1951     U8 NegotiatedLinkRate; /* 0x03 */
1952     U32 ControllerPhyDeviceInfo; /* 0x04 */
1953     U16 AttachedDevHandle; /* 0x08 */
1954     U16 ControllerDevHandle; /* 0x0A */
1955     U32 DiscoveryStatus; /* 0x0C */
1956     U32 Reserved; /* 0x10 */
1957 } MPI2_SAS_IO_UNIT0_PHY_DATA, MPI2_POINTER PTR_MPI2_SAS_IO_UNIT0_PHY_DATA,
1958 Mpi2SasIOUnit0PhyData_t, MPI2_POINTER pMpi2SasIOUnit0PhyData_t;

1960 /*
1961 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1962 * one and check the value returned for NumPhys at runtime.
1963 */
1964 #ifndef MPI2_SAS_IOUNIT0_PHY_MAX
1965 #define MPI2_SAS_IOUNIT0_PHY_MAX (1)
1966 #endif

1968 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_0
1969 {
1970     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0
1971     U32 Reserved1; /* 0
1972     U8 NumPhys; /* 0
1973     U8 Reserved2; /* 0
1974     U16 Reserved3; /* 0
1975     MPI2_SAS_IO_UNIT0_PHY_DATA PhyData[MPI2_SAS_IOUNIT0_PHY_MAX]; /* 0
1976 } MPI2_CONFIG_PAGE_SASIOUNIT_0,
1977 #ifndef unchanged_portion_omitted
1978 #endif
1979 Mpi2SasIOUnit1PhyData_t, MPI2_POINTER pMpi2SasIOUnit1PhyData_t;

2031 /*
2032 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2033 * one and check the value returned for NumPhys at runtime.
2034 */
2035 #ifndef MPI2_SAS_IOUNIT1_PHY_MAX

```

```

2036 #define MPI2_SAS_IOUNIT1_PHY_MAX          (1)
2037 #endif

2039 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_1
2040 {
2041     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0
2042     U16                               ControlFlags;      /* 0
2043     U16                               SASNarrowMaxQueueDepth; /* 0
2044     U16                               AdditionalControlFlags; /* 0
2045     U16                               SASWideMaxQueueDepth; /* 0
2046     U8                                NumPhys;           /* 0
2047     U8                                SATAMaxQDepth;      /* 0
2048     U8                                ReportDeviceMissingDelay; /* 0
2049     U8                                IODeviceMissingDelay; /* 0
2050     MPI2_SAS_IO_UNIT1_PHY_DATA        PhyData[MPI2_SAS_IOUNIT1_PHY_MAX]; /* 0
2051 } MPI2_CONFIG_PAGE_SASIOUNIT_1,
2052 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_1,
2053 Mpi2SasIOUnitPage1_t, MPI2_POINTER pMpi2SasIOUnitPage1_t;

2055 #define MPI2_SASIOUNITPAGE1_PAGEVERSION    (0x09)

2057 /* values for SAS IO Unit Page 1 ControlFlags */
2058 #define MPI2_SASIOUNIT1_CONTROL_DEVICE_SELF_TEST    (0x8000)
2059 #define MPI2_SASIOUNIT1_CONTROL_SATA_3_0_MAX        (0x4000)
2060 #define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX        (0x2000) /*
1778 #define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX        (0x2000) /*
2061 #define MPI2_SASIOUNIT1_CONTROL_SATA_SW_PRESERVE    (0x1000)

2063 #define MPI2_SASIOUNIT1_CONTROL_MASK_DEV_SUPPORT    (0x0600)
2064 #define MPI2_SASIOUNIT1_CONTROL_SHIFT_DEV_SUPPORT  (9)
2065 #define MPI2_SASIOUNIT1_CONTROL_DEV_SUPPORT_BOTH    (0x0)
2066 #define MPI2_SASIOUNIT1_CONTROL_DEV_SAS_SUPPORT    (0x1)
2067 #define MPI2_SASIOUNIT1_CONTROL_DEV_SATA_SUPPORT    (0x2)

2069 #define MPI2_SASIOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED (0x0080)
2070 #define MPI2_SASIOUNIT1_CONTROL_SATA_SMART_REQUIRED  (0x0040)
2071 #define MPI2_SASIOUNIT1_CONTROL_SATA_NCQ_REQUIRED    (0x0020)
2072 #define MPI2_SASIOUNIT1_CONTROL_SATA_FUA_REQUIRED    (0x0010)
2073 #define MPI2_SASIOUNIT1_CONTROL_TABLE_SUBTRACTIVE_ILLEGAL (0x0008)
2074 #define MPI2_SASIOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL (0x0004)
2075 #define MPI2_SASIOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY (0x0002)
2076 #define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION    (0x0001) /*
1794 #define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION    (0x0001)

2078 /* values for SAS IO Unit Page 1 AdditionalControlFlags */
2079 #define MPI2_SASIOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL (0x0080)
2080 #define MPI2_SASIOUNIT1_ACONTROL_SATA_ASYNCHRONOUS_NOTIFICATION (0x0040)
2081 #define MPI2_SASIOUNIT1_ACONTROL_INVALID_TOPOLOGY_CORRECTION (0x0020)
2082 #define MPI2_SASIOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET (0x0010)
2083 #define MPI2_SASIOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET (0x0008)
2084 #define MPI2_SASIOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET (0x0004)
2085 #define MPI2_SASIOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET (0x0002)
2086 #define MPI2_SASIOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE (0x0001)

2088 /* defines for SAS IO Unit Page 1 ReportDeviceMissingDelay */
2089 #define MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK (0x7F)
2090 #define MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16      (0x80)

2092 /* values for SAS IO Unit Page 1 PortFlags */
2093 #define MPI2_SASIOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG (0x01)

2095 /* values for SAS IO Unit Page 1 PhyFlags */
2096 #define MPI2_SASIOUNIT1_PHYFLAGS_ZONING_ENABLE      (0x10)
2097 #define MPI2_SASIOUNIT1_PHYFLAGS_PHY_DISABLE      (0x08)

2099 /* values for SAS IO Unit Page 1 MaxMinLinkRate */

```

```

2100 #define MPI2_SASIOUNIT1_MAX_RATE_MASK              (0xF0)
2101 #define MPI2_SASIOUNIT1_MAX_RATE_1_5              (0x80)
2102 #define MPI2_SASIOUNIT1_MAX_RATE_3_0              (0x90)
2103 #define MPI2_SASIOUNIT1_MAX_RATE_6_0              (0xA0)
2104 #define MPI25_SASIOUNIT1_MAX_RATE_12_0            (0xB0)
2105 #define MPI2_SASIOUNIT1_MIN_RATE_MASK              (0xF)
2106 #define MPI2_SASIOUNIT1_MIN_RATE_1_5              (0x8)
2107 #define MPI2_SASIOUNIT1_MIN_RATE_3_0              (0x9)
2108 #define MPI2_SASIOUNIT1_MIN_RATE_6_0              (0xA)
2109 #define MPI25_SASIOUNIT1_MIN_RATE_12_0            (0xB)

2111 /* see mpi2_sas.h for values for SAS IO Unit Page 1 ControllerPhyDeviceInfo valu

2114 /* SAS IO Unit Page 4 */

2116 typedef struct _MPI2_SAS_IOUNIT4_SPINUP_GROUP
2117 {
2118     U8                               MaxTargetSpinup;    /* 0x00 */
2119     U8                               SpinupDelay;        /* 0x01 */
2120     U8                               SpinupFlags;        /* 0x02 */
2121     U8                               Reserved1;          /* 0x03 */
2122     U16                              Reserved1;          /* 0x02 */
2123 } MPI2_SAS_IOUNIT4_SPINUP_GROUP, MPI2_POINTER PTR_MPI2_SAS_IOUNIT4_SPINUP_GROUP,
Mpi2SasIOUnit4SpinupGroup_t, MPI2_POINTER pMpi2SasIOUnit4SpinupGroup_t;

2125 /* defines for SAS IO Unit Page 4 SpinupFlags */
2126 #define MPI2_SASIOUNIT4_SPINUP_DISABLE_FLAG        (0x01)

2129 /*
2130 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2131 * one and check the value returned for NumPhys at runtime.
2132 * four and check Header.ExtPageLength or NumPhys at runtime.
2132 */
2133 #ifndef MPI2_SAS_IOUNIT4_PHY_MAX
2134 #define MPI2_SAS_IOUNIT4_PHY_MAX                    (4)
2135 #endif

2137 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_4
2138 {
2139     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00
2140     MPI2_SAS_IOUNIT4_SPINUP_GROUP     SpinupGroupParameters[4]; /* 0x08
2141     U32                               Reserved1;        /* 0x18
2142     U32                               Reserved2;        /* 0x1C
2143     U32                               Reserved3;        /* 0x20
2144     U8                                BootDeviceWaitTime; /* 0x24
2145     U8                                Reserved4;        /* 0x25
2146     U16                              Reserved5;        /* 0x26
2147     U8                                NumPhys;          /* 0x28
2148     U8                                PEInitialSpinupDelay; /* 0x29
2149     U8                                PReplyDelay;      /* 0x2A
2150     U8                                Flags;            /* 0x2B
2151     U8                                PHY[MPI2_SAS_IOUNIT4_PHY_MAX]; /* 0x2C
2152 } MPI2_CONFIG_PAGE_SASIOUNIT_4,
2153 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_4,
2154 Mpi2SasIOUnitPage4_t, MPI2_POINTER pMpi2SasIOUnitPage4_t;

2156 #define MPI2_SASIOUNITPAGE4_PAGEVERSION    (0x02)

2158 /* defines for Flags field */
2159 #define MPI2_SASIOUNIT4_FLAGS_AUTO_PORTENABLE      (0x01)

2161 /* defines for PHY field */
2162 #define MPI2_SASIOUNIT4_PHY_SPINUP_GROUP_MASK      (0x03)

```

```

2165 /* SAS IO Unit Page 5 */

2167 typedef struct _MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS
2168 {
2169     U8          ControlFlags;          /* 0x00 */
2170     U8          PortWidthModGroup;    /* 0x01 */
2181     U8          Reserved1;            /* 0x01 */
2171     U16         InactivityTimerExponent; /* 0x02 */
2172     U8          SATAPartialTimeout;   /* 0x04 */
2173     U8          Reserved2;            /* 0x05 */
2174     U8          SATASlumberTimeout;   /* 0x06 */
2175     U8          Reserved3;            /* 0x07 */
2176     U8          SASPartialTimeout;    /* 0x08 */
2177     U8          Reserved4;            /* 0x09 */
2178     U8          SASSlumberTimeout;    /* 0x0A */
2179     U8          Reserved5;            /* 0x0B */
2180 } MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,
2181 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,
2182 Mpi2SasIOUnit5PhyPmSettings_t, MPI2_POINTER pMpi2SasIOUnit5PhyPmSettings_t;

2184 /* defines for ControlFlags field */
2185 #define MPI2_SASIOUNIT5_CONTROL_SAS_SLUMBER_ENABLE (0x08)
2186 #define MPI2_SASIOUNIT5_CONTROL_SAS_PARTIAL_ENABLE (0x04)
2187 #define MPI2_SASIOUNIT5_CONTROL_SATA_SLUMBER_ENABLE (0x02)
2188 #define MPI2_SASIOUNIT5_CONTROL_SATA_PARTIAL_ENABLE (0x01)

2190 /* defines for PortWidthModeGroup field */
2191 #define MPI2_SASIOUNIT5_PWMG_DISABLE (0xFF)

2193 /* defines for InactivityTimerExponent field */
2194 #define MPI2_SASIOUNIT5_ITE_MASK_SAS_SLUMBER (0x7000)
2195 #define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_SLUMBER (12)
2196 #define MPI2_SASIOUNIT5_ITE_MASK_SAS_PARTIAL (0x0700)
2197 #define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_PARTIAL (8)
2198 #define MPI2_SASIOUNIT5_ITE_MASK_SATA_SLUMBER (0x0070)
2199 #define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_SLUMBER (4)
2200 #define MPI2_SASIOUNIT5_ITE_MASK_SATA_PARTIAL (0x0007)
2201 #define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_PARTIAL (0)

2203 #define MPI2_SASIOUNIT5_ITE_TEN_SECONDS (7)
2204 #define MPI2_SASIOUNIT5_ITE_ONE_SECOND (6)
2205 #define MPI2_SASIOUNIT5_ITE_HUNDRED_MILLISECONDS (5)
2206 #define MPI2_SASIOUNIT5_ITE_TEN_MILLISECONDS (4)
2207 #define MPI2_SASIOUNIT5_ITE_ONE_MILLISECOND (3)
2208 #define MPI2_SASIOUNIT5_ITE_HUNDRED_MICROSECONDS (2)
2209 #define MPI2_SASIOUNIT5_ITE_TEN_MICROSECONDS (1)
2210 #define MPI2_SASIOUNIT5_ITE_ONE_MICROSECOND (0)

2212 /*
2213 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2214 * one and check the value returned for NumPhys at runtime.
2215 */
2216 #ifndef MPI2_SAS_IOUNIT5_PHY_MAX
2217 #define MPI2_SAS_IOUNIT5_PHY_MAX (1)
2218 #endif

2220 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_5
2221 {
2222     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0
2223     U8 NumPhys; /* 0
2224     U8 Reserved1; /* 0
2225     U16 Reserved2; /* 0
2226     U32 Reserved3; /* 0
2227     MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS SASPhyPowerManagementSettings[MPI2_SAS_I

```

```

2228 } MPI2_CONFIG_PAGE_SASIOUNIT_5,
2229 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_5,
2230 Mpi2SasIOUnitPage5_t, MPI2_POINTER pMpi2SasIOUnitPage5_t;

2232 #define MPI2_SASIOUNITPAGE5_PAGEVERSION (0x01)
1940 #define MPI2_SASIOUNITPAGE5_PAGEVERSION (0x00)

2235 /* SAS IO Unit Page 6 */

2237 typedef struct _MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS
2238 {
2239     U8          CurrentStatus;        /* 0x00 */
2240     U8          CurrentModulation;    /* 0x01 */
2241     U8          CurrentUtilization;   /* 0x02 */
2242     U8          Reserved1;            /* 0x03 */
2243     U32         Reserved2;            /* 0x04 */
2244 } MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,
2245 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,
2246 Mpi2SasIOUnit6PortWidthModGroupStatus_t,
2247 MPI2_POINTER pMpi2SasIOUnit6PortWidthModGroupStatus_t;

2249 /* defines for CurrentStatus field */
2250 #define MPI2_SASIOUNIT6_STATUS_UNAVAILABLE (0x00)
2251 #define MPI2_SASIOUNIT6_STATUS_UNCONFIGURED (0x01)
2252 #define MPI2_SASIOUNIT6_STATUS_INVALID_CONFIG (0x02)
2253 #define MPI2_SASIOUNIT6_STATUS_LINK_DOWN (0x03)
2254 #define MPI2_SASIOUNIT6_STATUS_OBSERVATION_ONLY (0x04)
2255 #define MPI2_SASIOUNIT6_STATUS_INACTIVE (0x05)
2256 #define MPI2_SASIOUNIT6_STATUS_ACTIVE_IOUNIT (0x06)
2257 #define MPI2_SASIOUNIT6_STATUS_ACTIVE_HOST (0x07)

2259 /* defines for CurrentModulation field */
2260 #define MPI2_SASIOUNIT6_MODULATION_25_PERCENT (0x00)
2261 #define MPI2_SASIOUNIT6_MODULATION_50_PERCENT (0x01)
2262 #define MPI2_SASIOUNIT6_MODULATION_75_PERCENT (0x02)
2263 #define MPI2_SASIOUNIT6_MODULATION_100_PERCENT (0x03)

2265 /*
2266 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2267 * one and check the value returned for NumGroups at runtime.
2268 */
2269 #ifndef MPI2_SAS_IOUNIT6_GROUP_MAX
2270 #define MPI2_SAS_IOUNIT6_GROUP_MAX (1)
2271 #endif

2273 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_6
2274 {
2275     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2276     U32 Reserved1; /* 0x08 */
2277     U32 Reserved2; /* 0x0C */
2278     U8 NumGroups; /* 0x10 */
2279     U8 Reserved3; /* 0x11 */
2280     U16 Reserved4; /* 0x12 */
2281     MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS
2282     PortWidthModulationGroupStatus[MPI2_SAS_IOUNIT6_GROUP_MAX]; /* 0x14 */
2283 } MPI2_CONFIG_PAGE_SASIOUNIT_6,
2284 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_6,
2285 Mpi2SasIOUnitPage6_t, MPI2_POINTER pMpi2SasIOUnitPage6_t;

2287 #define MPI2_SASIOUNITPAGE6_PAGEVERSION (0x00)

2290 /* SAS IO Unit Page 7 */

2292 typedef struct _MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS

```

```

2293 {
2294     U8         Flags;                /* 0x00 */
2295     U8         Reserved1;           /* 0x01 */
2296     U16        Reserved2;           /* 0x02 */
2297     U8         Threshold75Pct;     /* 0x04 */
2298     U8         Threshold50Pct;     /* 0x05 */
2299     U8         Threshold25Pct;     /* 0x06 */
2300     U8         Reserved3;           /* 0x07 */
2301 } MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,
2302 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,
2303 Mpi2SasIOUnit7PortWidthModGroupSettings_t,
2304 MPI2_POINTER pMpi2SasIOUnit7PortWidthModGroupSettings_t;

2306 /* defines for Flags field */
2307 #define MPI2_SASIOUNIT7_FLAGS_ENABLE_PORT_WIDTH_MODULATION (0x01)

2310 /*
2311  * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2312  * one and check the value returned for NumGroups at runtime.
2313  */
2314 #ifndef MPI2_SAS_IOUNIT7_GROUP_MAX
2315 #define MPI2_SAS_IOUNIT7_GROUP_MAX (1)
2316 #endif

2318 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_7
2319 {
2320     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;        /* 0x00 */
2321     U8         SamplingInterval;    /* 0x08 */
2322     U8         WindowLength;        /* 0x09 */
2323     U16        Reserved1;           /* 0x0A */
2324     U32        Reserved2;           /* 0x0C */
2325     U32        Reserved3;           /* 0x10 */
2326     U8         NumGroups;           /* 0x14 */
2327     U8         Reserved4;           /* 0x15 */
2328     U16        Reserved5;           /* 0x16 */
2329     MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS
2330     PortWidthModulationGroupSettings[MPI2_SAS_IOUNIT7_GROUP_MAX]; /* 0x18 */
2331 } MPI2_CONFIG_PAGE_SASIOUNIT_7,
2332 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_7,
2333 Mpi2SasIOUnitPage7_t, MPI2_POINTER pMpi2SasIOUnitPage7_t;

2335 #define MPI2_SASIOUNITPAGE7_PAGEVERSION (0x00)

2338 /* SAS IO Unit Page 8 */

2340 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_8
2341 {
2342     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;        /* 0x00 */
2343     U32        Reserved1;           /* 0x08 */
2344     U32        PowerManagementCapabilities; /* 0x0C */
2345     U8         TxRxSleepStatus;     /* 0x10 */
2346     U8         Reserved2;           /* 0x11 */
2347     U16        Reserved3;           /* 0x12 */
2348 } MPI2_CONFIG_PAGE_SASIOUNIT_8,
2349 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_8,
2350 Mpi2SasIOUnitPage8_t, MPI2_POINTER pMpi2SasIOUnitPage8_t;

2352 #define MPI2_SASIOUNITPAGE8_PAGEVERSION (0x00)

2354 /* defines for PowerManagementCapabilities field */
2355 #define MPI2_SASIOUNIT8_PM_HOST_PORT_WIDTH_MOD (0x00001000)
2356 #define MPI2_SASIOUNIT8_PM_HOST_SAS_SLUMBER_MODE (0x00000800)
2357 #define MPI2_SASIOUNIT8_PM_HOST_SAS_PARTIAL_MODE (0x00000400)
2358 #define MPI2_SASIOUNIT8_PM_HOST_SATA_SLUMBER_MODE (0x00000200)

```

```

2359 #define MPI2_SASIOUNIT8_PM_HOST_SATA_PARTIAL_MODE (0x00000100)
2360 #define MPI2_SASIOUNIT8_PM_IOUNIT_PORT_WIDTH_MOD (0x00000010)
2361 #define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_SLUMBER_MODE (0x00000008)
2362 #define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_PARTIAL_MODE (0x00000004)
2363 #define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_SLUMBER_MODE (0x00000002)
2364 #define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_PARTIAL_MODE (0x00000001)

2366 /* defines for TxRxSleepStatus field */
2367 #define MPI25_SASIOUNIT8_TXRXSLEEP_UNSUPPORTED (0x00)
2368 #define MPI25_SASIOUNIT8_TXRXSLEEP_DISENGAGED (0x01)
2369 #define MPI25_SASIOUNIT8_TXRXSLEEP_ACTIVE (0x02)
2370 #define MPI25_SASIOUNIT8_TXRXSLEEP_SHUTDOWN (0x03)

2374 /* SAS IO Unit Page 16 */

2376 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT16
2377 {
2378     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;        /* 0
2379     U64       TimeStamp;                /* 0
2380     U32        Reserved1;               /* 0
2381     U32        Reserved2;               /* 0
2382     U32        FastPathPendedRequests; /* 0
2383     U32        FastPathUnPendedRequests; /* 0
2384     U32        FastPathHostRequestStarts; /* 0
2385     U32        FastPathFirmwareRequestStarts; /* 0
2386     U32        FastPathHostCompletions; /* 0
2387     U32        FastPathFirmwareCompletions; /* 0
2388     U32        NonFastPathRequestStarts; /* 0
2389     U32        NonFastPathHostCompletions; /* 0
2390 } MPI2_CONFIG_PAGE_SASIOUNIT16,
2391 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT16,
2392 Mpi2SasIOUnitPage16_t, MPI2_POINTER pMpi2SasIOUnitPage16_t;

2394 #define MPI2_SASIOUNITPAGE16_PAGEVERSION (0x00)

2397 /*****
2398  * SAS Expander Config Pages
2399  *****/

2401 /* SAS Expander Page 0 */

2403 typedef struct _MPI2_CONFIG_PAGE_EXPANDER_0
2404 {
2405     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;        /* 0x00 */
2406     U8         PhysicalPort;            /* 0x08 */
2407     U8         ReportGenLength;         /* 0x09 */
2408     U16        EnclosureHandle;         /* 0x0A */
2409     U64        SASAddress;              /* 0x0C */
2410     U32        DiscoveryStatus;         /* 0x14 */
2411     U16        DevHandle;               /* 0x18 */
2412     U16        ParentDevHandle;         /* 0x1A */
2413     U16        ExpanderChangeCount;     /* 0x1C */
2414     U16        ExpanderRouteIndexes;    /* 0x1E */
2415     U8         NumPhys;                  /* 0x20 */
2416     U8         SASLevel;                 /* 0x21 */
2417     U16        Flags;                    /* 0x22 */
2418     U16        STPBusInactivityTimeLimit; /* 0x24 */
2419     U16        STPMaxConnectTimeLimit; /* 0x26 */
2420     U16        STP_SMP_NexusLossTime;   /* 0x28 */
2421     U16        MaxNumRoutedSasAddresses; /* 0x2A */
2422     U64        ActiveZoneManagerSasAddress; /* 0x2C */
2423     U16        ZoneLockInactivityLimit; /* 0x34 */
2424     U16        Reserved1;                /* 0x36 */

```

```

2425 U8 TimeToReducedFunc; /* 0x38 */
2426 U8 InitialTimeToReducedFunc; /* 0x39 */
2427 U8 MaxReducedFuncTime; /* 0x3A */
2428 U8 Reserved2; /* 0x3B */
2429 } MPI2_CONFIG_PAGE_EXPANDER_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_EXPANDER_0,
unchanged portion omitted
2498 Mpi2ExpanderPage1_t, MPI2_POINTER pMpi2ExpanderPage1_t;

2500 #define MPI2_SASEXPANDER1_PAGEVERSION (0x02)

2502 /* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */
2504 /* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */
2506 /* use MPI2_SAS_PHYINFO_ for the PhyInfo field */
2508 /* see mpi2_sas.h for the MPI2_SAS_DEVICE_INFO_ defines used for the AttachedDev
2510 /* use MPI2_SAS_NEG_LINK_RATE_ defines for the NegotiatedLinkRate field */

2060 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2512 /* values for SAS Expander Page 1 DiscoveryInfo field */
2513 #define MPI2_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED (0x04)
2514 #define MPI2_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE (0x02)
2515 #define MPI2_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES (0x01)

2517 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2520 /*****
2521 * SAS Device Config Pages
2522 *****/

2524 /* SAS Device Page 0 */

2526 typedef struct _MPI2_CONFIG_PAGE_SAS_DEV_0
2527 {
2528 MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2529 U16 Slot; /* 0x08 */
2530 U16 EnclosureHandle; /* 0x0A */
2531 U64 SASAddress; /* 0x0C */
2532 U16 ParentDevHandle; /* 0x14 */
2533 U8 PhyNum; /* 0x16 */
2534 U8 AccessStatus; /* 0x17 */
2535 U16 DevHandle; /* 0x18 */
2536 U8 AttachedPhyIdentifier; /* 0x1A */
2537 U8 ZoneGroup; /* 0x1B */
2538 U32 DeviceInfo; /* 0x1C */
2539 U16 Flags; /* 0x20 */
2540 U8 PhysicalPort; /* 0x22 */
2541 U8 MaxPortConnections; /* 0x23 */
2542 U64 DeviceName; /* 0x24 */
2543 U8 PortGroups; /* 0x2C */
2544 U8 DmaGroup; /* 0x2D */
2545 U8 ControlGroup; /* 0x2E */
2546 U8 EnclosureLevel; /* 0x2F */
2547 U8 ConnectorName[4]; /* 0x30 */
2094 U8 Reserved1; /* 0x2F */
2095 U32 Reserved2; /* 0x30 */
2548 U32 Reserved3; /* 0x34 */
2549 } MPI2_CONFIG_PAGE_SAS_DEV_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_DEV_0,
2550 Mpi2SasDevicePage0_t, MPI2_POINTER pMpi2SasDevicePage0_t;

2552 #define MPI2_SASDEVICE0_PAGEVERSION (0x09)
2100 #define MPI2_SASDEVICE0_PAGEVERSION (0x08)

```

```

2554 /* values for SAS Device Page 0 AccessStatus field */
2555 #define MPI2_SAS_DEVICE0_ASTATUS_NO_ERRORS (0x00)
2556 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED (0x01)
2557 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED (0x02)
2558 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT (0x03)
2559 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION (0x04)
2560 #define MPI2_SAS_DEVICE0_ASTATUS_ROUTE_NOT_ADDRESSABLE (0x05)
2561 #define MPI2_SAS_DEVICE0_ASTATUS_SMP_ERROR_NOT_ADDRESSABLE (0x06)
2562 #define MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED (0x07)
2563 /* specific values for SATA Init failures */
2564 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN (0x10)
2565 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT (0x11)
2566 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_DIAG (0x12)
2567 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION (0x13)
2568 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER (0x14)
2569 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_PIO_SN (0x15)
2570 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN (0x16)
2571 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN (0x17)
2572 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION (0x18)
2573 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE (0x19)
2574 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_MAX (0x1F)

2576 /* see mpi2_sas.h for values for SAS Device Page 0 DeviceInfo values */

2578 /* values for SAS Device Page 0 Flags field */
2579 #define MPI2_SAS_DEVICE0_FLAGS_UNAUTHORIZED_DEVICE (0x8000)
2580 #define MPI2_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH (0x4000)
2581 #define MPI2_SAS_DEVICE0_FLAGS_FAST_PATH_CAPABLE (0x2000)
2582 #define MPI2_SAS_DEVICE0_FLAGS_SLUMBER_PM_CAPABLE (0x1000)
2583 #define MPI2_SAS_DEVICE0_FLAGS_PARTIAL_PM_CAPABLE (0x0800)
2584 #define MPI2_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY (0x0400)
2585 #define MPI2_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE (0x0200)
2586 #define MPI2_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE (0x0100)
2587 #define MPI2_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED (0x0080)
2588 #define MPI2_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED (0x0040)
2589 #define MPI2_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED (0x0020)
2590 #define MPI2_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED (0x0010)
2591 #define MPI2_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH (0x0008)
2592 #define MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID (0x0002)
2593 #define MPI2_SAS_DEVICE0_FLAGS_DEVICE_PRESENT (0x0001)

2596 /* SAS Device Page 1 */

2598 typedef struct _MPI2_CONFIG_PAGE_SAS_DEV_1
2599 {
2600 MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2601 U32 Reserved1; /* 0x08 */
2602 U64 SASAddress; /* 0x0C */
2603 U32 Reserved2; /* 0x14 */
2604 U16 DevHandle; /* 0x18 */
2605 U16 Reserved3; /* 0x1A */
2606 U8 InitialRegDeviceFIS[20]; /* 0x1C */
2607 } MPI2_CONFIG_PAGE_SAS_DEV_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_DEV_1,
unchanged portion omitted
2637 Mpi2SasPhyPage0_t, MPI2_POINTER pMpi2SasPhyPage0_t;

2639 #define MPI2_SASPHY0_PAGEVERSION (0x03)

2641 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2643 /* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */

2645 /* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */

```



```

2806     U8                Reserved2;          /* 0x0A */
2807     U8                Flags;              /* 0x0B */
2808     U8                InitialFrame[28];   /* 0x0C */
2809 } MPI2_CONFIG_PAGE_SAS_PHY_4, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_PHY_4,
2810     Mpi2SasPhyPage4_t, MPI2_POINTER pMpi2SasPhyPage4_t;

2812 #define MPI2_SASPHY4_PAGEVERSION          (0x00)

2814 /* values for the Flags field */
2815 #define MPI2_SASPHY4_FLAGS_FRAME_VALID    (0x02)
2816 #define MPI2_SASPHY4_FLAGS_SATA_FRAME     (0x01)

2821 /*****
2822 * SAS Port Config Pages
2823 *****/

2825 /* SAS Port Page 0 */

2827 typedef struct _MPI2_CONFIG_PAGE_SAS_PORT_0
2828 {
2829     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00 */
2830     U8                                PortNumber;       /* 0x08 */
2831     U8                                PhysicalPort;     /* 0x09 */
2832     U8                                PortWidth;       /* 0x0A */
2833     U8                                PhysicalPortWidth; /* 0x0B */
2834     U8                                ZoneGroup;       /* 0x0C */
2835     U8                                Reserved1;        /* 0x0D */
2836     U16                               Reserved2;        /* 0x0E */
2837     U64                               SASAddress;      /* 0x10 */
2838     U32                               DeviceInfo;      /* 0x18 */
2839     U32                               Reserved3;        /* 0x1C */
2840     U32                               Reserved4;        /* 0x20 */
2841 } MPI2_CONFIG_PAGE_SAS_PORT_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_PORT_0,
2842     Mpi2SasPortPage0_t, MPI2_POINTER pMpi2SasPortPage0_t;

2844 #define MPI2_SASPORT0_PAGEVERSION        (0x00)

2846 /* see mpi2_sas.h for values for SAS Port Page 0 DeviceInfo values */

2849 /*****
2850 * SAS Enclosure Config Pages
2851 *****/

2853 /* SAS Enclosure Page 0 */

2855 typedef struct _MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0
2856 {
2857     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00 */
2858     U32                               Reserved1;        /* 0x08 */
2859     U64                               EnclosureLogicalID; /* 0x0C */
2860     U16                               Flags;            /* 0x14 */
2861     U16                               EnclosureHandle;  /* 0x16 */
2862     U16                               NumSlots;        /* 0x18 */
2863     U16                               StartSlot;       /* 0x1A */
2864     U8                                Reserved2;        /* 0x1C */
2865     U8                                EnclosureLevel;   /* 0x1D */
2866     U16                               Reserved3;        /* 0x1E */
2867     U32                               Reserved4;        /* 0x20 */
2868     U32                               Reserved5;        /* 0x24 */
2869 } MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,
2870     MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,

```

```

2871     Mpi2SasEnclosurePage0_t, MPI2_POINTER pMpi2SasEnclosurePage0_t;

2873 #define MPI2_SASENCLOSURE0_PAGEVERSION    (0x04)
2895 #define MPI2_SASENCLOSURE0_PAGEVERSION    (0x03)

2875 /* values for SAS Enclosure Page 0 Flags field */
2876 #define MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID (0x0010)
2877 #define MPI2_SAS_ENCLS0_FLAGS_MNG_MASK        (0x000F)
2878 #define MPI2_SAS_ENCLS0_FLAGS_MNG_UNKNOWN    (0x0000)
2879 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SES    (0x0001)
2880 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO (0x0002)
2881 #define MPI2_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO (0x0003)
2882 #define MPI2_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE (0x0004)
2883 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO  (0x0005)

2886 /*****
2887 * Log Config Page
2888 *****/

2890 /* Log Page 0 */

2892 /*
2893 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2894 * one and check the value returned for NumLogEntries at runtime.
2415 * one and check Header.ExtPageLength or NumPhys at runtime.
2895 */
2896 #ifndef MPI2_LOG_0_NUM_LOG_ENTRIES
2897 #define MPI2_LOG_0_NUM_LOG_ENTRIES          (1)
2898 #endif

2900 #define MPI2_LOG_0_LOG_DATA_LENGTH         (0x1C)

2902 typedef struct _MPI2_LOG_0_ENTRY
2903 {
2904     U64                TimeStamp;          /* 0x00 */
2905     U32                Reserved1;         /* 0x08 */
2906     U16                LogSequence;       /* 0x0C */
2907     U16                LogEntryQualifier; /* 0x0E */
2908     U8                 VP_ID;             /* 0x10 */
2909     U8                 VF_ID;             /* 0x11 */
2910     U16                Reserved2;         /* 0x12 */
2911     U8                 LogData[MPI2_LOG_0_LOG_DATA_LENGTH]; /* 0x14 */
2912 } MPI2_LOG_0_ENTRY, MPI2_POINTER PTR_MPI2_LOG_0_ENTRY,
    unchanged_portion_omitted
2931     Mpi2LogPage0_t, MPI2_POINTER pMpi2LogPage0_t;

2933 #define MPI2_LOG_0_PAGEVERSION            (0x02)

2936 /*****
2937 * RAID Config Page
2938 *****/

2940 /* RAID Page 0 */

2942 /*
2943 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2944 * one and check the value returned for NumElements at runtime.
2465 * one and check Header.ExtPageLength or NumPhys at runtime.
2945 */
2946 #ifndef MPI2_RAIDCONFIG0_MAX_ELEMENTS
2947 #define MPI2_RAIDCONFIG0_MAX_ELEMENTS      (1)
2948 #endif

2950 typedef struct _MPI2_RAIDCONFIG0_CONFIG_ELEMENT

```

```
2951 {
2952     U16             ElementFlags;           /* 0x00 */
2953     U16             VolDevHandle;          /* 0x02 */
2954     U8              HotSparePool;         /* 0x04 */
2955     U8              PhysDiskNum;         /* 0x05 */
2956     U16             PhysDiskDevHandle;    /* 0x06 */
2957 } MPI2_RAIDCONFIG0_CONFIG_ELEMENT,
    unchanged portion omitted
3117     Mpi2EthernetPage1_t, MPI2_POINTER pMpi2EthernetPage1_t;

3119 #define MPI2_ETHERNETPAGE1_PAGEVERSION    (0x00)

3121 /* values for Ethernet Page 1 Flags field */
3122 #define MPI2_ETHPG1_FLAG_SET_DEFAULT_IF    (0x00000100)
3123 #define MPI2_ETHPG1_FLAG_ENABLE_FW_DOWNLOAD (0x00000080)
3124 #define MPI2_ETHPG1_FLAG_ENABLE_TELNET    (0x00000040)
3125 #define MPI2_ETHPG1_FLAG_ENABLE_SSH2     (0x00000020)
3126 #define MPI2_ETHPG1_FLAG_ENABLE_DHCP_CLIENT (0x00000010)
3127 #define MPI2_ETHPG1_FLAG_ENABLE_IPV6     (0x00000008)
3128 #define MPI2_ETHPG1_FLAG_ENABLE_IPV4     (0x00000004)
3129 #define MPI2_ETHPG1_FLAG_USE_IPV6_ADDRESSES (0x00000002)
3130 #define MPI2_ETHPG1_FLAG_ENABLE_ETH_IF    (0x00000001)

3132 /* values for Ethernet Page 1 MediaState field */
3133 #define MPI2_ETHPG1_MS_DUPLEX_MASK        (0x80)
3134 #define MPI2_ETHPG1_MS_HALF_DUPLEX       (0x00)
3135 #define MPI2_ETHPG1_MS_FULL_DUPLEX       (0x80)

3137 #define MPI2_ETHPG1_MS_DATA_RATE_MASK    (0x07)
3138 #define MPI2_ETHPG1_MS_DATA_RATE_AUTO    (0x00)
3139 #define MPI2_ETHPG1_MS_DATA_RATE_10MBIT (0x01)
3140 #define MPI2_ETHPG1_MS_DATA_RATE_100MBIT (0x02)
3141 #define MPI2_ETHPG1_MS_DATA_RATE_1GBIT   (0x03)

3144 /*****
3145  *   Extended Manufacturing Config Pages
3146  *****/

3148 /*
3149  *   Generic structure to use for product-specific extended manufacturing pages
3150  *   (currently Extended Manufacturing Page 40 through Extended Manufacturing
3151  *   Page 60).
3152  */

3154 typedef struct _MPI2_CONFIG_PAGE_EXT_MAN_PS
3155 {
3156     MPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;           /* 0x00 */
3157     U32                                  ProductSpecificInfo; /* 0x08 */
3158 } MPI2_CONFIG_PAGE_EXT_MAN_PS,
3159 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_EXT_MAN_PS,
3160 Mpi2ExtManufacturingPagePS_t, MPI2_POINTER pMpi2ExtManufacturingPagePS_t;

3162 /* PageVersion should be provided by product-specific code */

3164 #endif
```

```

*****
6995 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_hbd.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 /*
31  * Copyright (c) 2009-2011 LSI Corporation.
32  *
33  *
34  * Name: mpi2_hbd.h
35  * Title: MPI Host Based Discovery messages and structures
36  * Creation Date: October 21, 2009
37  *
38  * mpi2_hbd.h Version: 02.00.02
39  *
40  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
41  * prefix are for use only on MPI v2.5 products, and must not be used
42  * with MPI v2.0 products. Unless otherwise noted, names beginning with
43  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
44  *
45  * Version History
46  * -----
47  *
48  * Date      Version  Description
49  * -----
50  * 10-28-09  02.00.00  Initial version.
51  * 08-11-10  02.00.01  Removed PortGroups, DmaGroup, and ControlGroup from
52  *                    HBD Action request, replaced by AdditionalInfo field.
53  * 11-18-11  02.00.02  Incorporating additions for MPI v2.5.
54  * -----
55  */
57 #ifndef MPI2_HBD_H
58 #define MPI2_HBD_H
60 /*****
61  * Host Based Discovery Action messages

```

```

62 *****/
64 /* Host Based Discovery Action Request Message */
65 typedef struct _MPI2_HBD_ACTION_REQUEST
66 {
67     U8           Operation;           /* 0x00 */
68     U8           Reserved1;          /* 0x01 */
69     U8           ChainOffset;        /* 0x02 */
70     U8           Function;           /* 0x03 */
71     U16          DevHandle;           /* 0x04 */
72     U8           Reserved2;          /* 0x06 */
73     U8           MsgFlags;           /* 0x07 */
74     U8           VP_ID;              /* 0x08 */
75     U8           VF_ID;              /* 0x09 */
76     U16          Reserved3;          /* 0x0A */
77     U32          Reserved4;          /* 0x0C */
78     U64          SASAddress;         /* 0x10 */
79     U32          Reserved5;          /* 0x18 */
80     U32          HbdDeviceInfo;      /* 0x1C */
81     U16          ParentDevHandle;    /* 0x20 */
82     U16          MaxQDepth;          /* 0x22 */
83     U8           FirstPhyIdentifier; /* 0x24 */
84     U8           Port;               /* 0x25 */
85     U8           MaxConnections;     /* 0x26 */
86     U8           MaxRate;            /* 0x27 */
87     U32          AdditionalInfo;     /* 0x28 */
88     U16          InitialAWT;         /* 0x2C */
89     U16          Reserved7;          /* 0x2E */
90     U32          Reserved8;          /* 0x30 */
91 } MPI2_HBD_ACTION_REQUEST, MPI2_POINTER PTR_MPI2_HBD_ACTION_REQUEST,
92   Mpi2HbdActionRequest_t, MPI2_POINTER pMpi2HbdActionRequest_t;
94 /* values for the Operation field */
95 #define MPI2_HBD_OP_ADD_DEVICE          (0x01)
96 #define MPI2_HBD_OP_REMOVE_DEVICE      (0x02)
97 #define MPI2_HBD_OP_UPDATE_DEVICE      (0x03)
99 /* values for the HbdDeviceInfo field */
100 #define MPI2_HBD_DEVICE_INFO_VIRTUAL_DEVICE (0x00004000)
101 #define MPI2_HBD_DEVICE_INFO_ATAPI_DEVICE  (0x00002000)
102 #define MPI2_HBD_DEVICE_INFO_DIRECT_ATTACH (0x00008000)
103 #define MPI2_HBD_DEVICE_INFO_SSP_TARGET    (0x00000400)
104 #define MPI2_HBD_DEVICE_INFO_STP_TARGET    (0x00000200)
105 #define MPI2_HBD_DEVICE_INFO_SMP_TARGET    (0x00000100)
106 #define MPI2_HBD_DEVICE_INFO_SATA_DEVICE   (0x00000080)
107 #define MPI2_HBD_DEVICE_INFO_SSP_INITIATOR (0x00000040)
108 #define MPI2_HBD_DEVICE_INFO_STP_INITIATOR (0x00000020)
109 #define MPI2_HBD_DEVICE_INFO_SMP_INITIATOR (0x00000010)
110 #define MPI2_HBD_DEVICE_INFO_SATA_HOST     (0x00000008)
112 #define MPI2_HBD_DEVICE_INFO_MASK_DEVICE_TYPE (0x00000007)
113 #define MPI2_HBD_DEVICE_INFO_NO_DEVICE     (0x00000000)
114 #define MPI2_HBD_DEVICE_INFO_END_DEVICE    (0x00000001)
115 #define MPI2_HBD_DEVICE_INFO_EDGE_EXPANDER (0x00000002)
116 #define MPI2_HBD_DEVICE_INFO_FANOUT_EXPANDER (0x00000003)
118 /* values for the MaxRate field */
119 #define MPI2_HBD_MAX_RATE_MASK            (0x0F)
120 #define MPI2_HBD_MAX_RATE_1_5             (0x08)
121 #define MPI2_HBD_MAX_RATE_3_0             (0x09)
122 #define MPI2_HBD_MAX_RATE_6_0             (0x0A)
123 #define MPI25_HBD_MAX_RATE_12_0           (0x0B)
126 /* Host Based Discovery Action Reply Message */
127 typedef struct _MPI2_HBD_ACTION_REPLY

```

```
128 {
129     U8           Operation;           /* 0x00 */
130     U8           Reserved1;          /* 0x01 */
131     U8           MsgLength;         /* 0x02 */
132     U8           Function;          /* 0x03 */
133     U16          DevHandle;          /* 0x04 */
134     U8           Reserved2;          /* 0x06 */
135     U8           MsgFlags;          /* 0x07 */
136     U8           VP_ID;             /* 0x08 */
137     U8           VF_ID;             /* 0x09 */
138     U16          Reserved3;          /* 0x0A */
139     U16          Reserved4;          /* 0x0C */
140     U16          IOCStatus;          /* 0x0E */
141     U32          IOCLogInfo;         /* 0x10 */
142 } MPI2_HBD_ACTION_REPLY, MPI2_POINTER PTR_MPI2_HBD_ACTION_REPLY,
143   Mpi2HbdActionReply_t, MPI2_POINTER pMpi2HbdActionReply_t;

146 #endif
```

37705 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_history.txt
NEX-1888 upstream

```
1 /*-
2 * Copyright (c) 2013 LSI Corp.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
7 * are met:
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 =====
31 Fusion-MPT MPI 2.0 / 2.5 Header File Change History
32 =====
34 Copyright (c) 2000-2013 LSI Corporation.
36 -----
37 Header Set Release Version: 02.00.33
38 Header Set Release Date: 12-05-13
39 -----
41 Filename Current version Prior version
42 -----
43 mpi2.h 02.00.33 02.00.32
44 mpi2_cnfg.h 02.00.27 02.00.26
45 mpi2_init.h 02.00.15 02.00.15
46 mpi2_ioc.h 02.00.24 02.00.23
47 mpi2_raid.h 02.00.10 02.00.10
48 mpi2_sas.h 02.00.08 02.00.08
49 mpi2_targ.h 02.00.06 02.00.06
50 mpi2_tool.h 02.00.11 02.00.11
51 mpi2_type.h 02.00.00 02.00.00
52 mpi2_ra.h 02.00.00 02.00.00
53 mpi2_hbd.h 02.00.02 02.00.02
54 mpi2_history.txt 02.00.33 02.00.32
57 * Date Version Description
58 * -----
60 mpi2.h
61 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
```

```
62 * 06-04-07 02.00.01 Bumped MPI2_HEADER_VERSION_UNIT.
63 * 06-26-07 02.00.02 Bumped MPI2_HEADER_VERSION_UNIT.
64 * 08-31-07 02.00.03 Bumped MPI2_HEADER_VERSION_UNIT.
65 * Moved ReplyPostHostIndex register to offset 0x6C of the
66 * MPI2_SYSTEM_INTERFACE_REGS and modified the define for
67 * MPI2_REPLY_POST_HOST_INDEX_OFFSET.
68 * Added union of request descriptors.
69 * Added union of reply descriptors.
70 * 10-31-07 02.00.04 Bumped MPI2_HEADER_VERSION_UNIT.
71 * Added define for MPI2_VERSION_02_00.
72 * Fixed the size of the FunctionDependent5 field in the
73 * MPI2_DEFAULT_REPLY structure.
74 * 12-18-07 02.00.05 Bumped MPI2_HEADER_VERSION_UNIT.
75 * Removed the MPI-defined Fault Codes and extended the
76 * product specific codes up to 0xEFFF.
77 * Added a sixth key value for the WriteSequence register
78 * and changed the flush value to 0x0.
79 * Added message function codes for Diagnostic Buffer Post
80 * and Diagnostic Release.
81 * New IOCStatus define: MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED
82 * Moved MPI2_VERSION_UNION from mpi2_ioc.h.
83 * 02-29-08 02.00.06 Bumped MPI2_HEADER_VERSION_UNIT.
84 * 03-03-08 02.00.07 Bumped MPI2_HEADER_VERSION_UNIT.
85 * 05-21-08 02.00.08 Bumped MPI2_HEADER_VERSION_UNIT.
86 * Added #defines for marking a reply descriptor as unused.
87 * 06-27-08 02.00.09 Bumped MPI2_HEADER_VERSION_UNIT.
88 * 10-02-08 02.00.10 Bumped MPI2_HEADER_VERSION_UNIT.
89 * Moved LUN field defines from mpi2_init.h.
90 * 01-19-09 02.00.11 Bumped MPI2_HEADER_VERSION_UNIT.
91 * 05-06-09 02.00.12 Bumped MPI2_HEADER_VERSION_UNIT.
92 * In all request and reply descriptors, replaced VF_ID
93 * field with MSIxIndex field.
94 * Removed DevHandle field from
95 * MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR and made those
96 * bytes reserved.
97 * Added RAID Accelerator functionality.
98 * 07-30-09 02.00.13 Bumped MPI2_HEADER_VERSION_UNIT.
99 * 10-28-09 02.00.14 Bumped MPI2_HEADER_VERSION_UNIT.
100 * Added MSI-x index mask and shift for Reply Post Host
101 * Index register.
102 * Added function code for Host Based Discovery Action.
103 * 02-10-10 02.00.15 Bumped MPI2_HEADER_VERSION_UNIT.
104 * Added define for MPI2_FUNCTION_PWR_MGMT_CONTROL.
105 * Added defines for product-specific range of message
106 * function codes, 0xF0 to 0xFF.
107 * 05-12-10 02.00.16 Bumped MPI2_HEADER_VERSION_UNIT.
108 * Added alternative defines for the SGE Direction bit.
109 * 08-11-10 02.00.17 Bumped MPI2_HEADER_VERSION_UNIT.
110 * 11-10-10 02.00.18 Bumped MPI2_HEADER_VERSION_UNIT.
111 * Added MPI2_IEEE_SGE_FLAGS_SYSTEMPLBCPI_ADDR define.
112 * 02-23-11 02.00.19 Bumped MPI2_HEADER_VERSION_UNIT.
113 * Added MPI2_FUNCTION_SEND_HOST_MESSAGE.
114 * 03-09-11 02.00.20 Bumped MPI2_HEADER_VERSION_UNIT.
115 * 05-25-11 02.00.21 Bumped MPI2_HEADER_VERSION_UNIT.
116 * 08-24-11 02.00.22 Bumped MPI2_HEADER_VERSION_UNIT.
117 * 11-18-11 02.00.23 Bumped MPI2_HEADER_VERSION_UNIT.
118 * Incorporating additions for MPI v2.5.
119 * 02-06-12 02.00.24 Bumped MPI2_HEADER_VERSION_UNIT.
120 * 03-29-12 02.00.25 Bumped MPI2_HEADER_VERSION_UNIT.
121 * Added Hard Reset delay timings.
122 * 07-10-12 02.00.26 Bumped MPI2_HEADER_VERSION_UNIT.
123 * 07-26-12 02.00.27 Bumped MPI2_HEADER_VERSION_UNIT.
124 * 11-27-12 02.00.28 Bumped MPI2_HEADER_VERSION_UNIT.
125 * 12-20-12 02.00.29 Bumped MPI2_HEADER_VERSION_UNIT.
126 * Added MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET.
127 * 04-09-13 02.00.30 Bumped MPI2_HEADER_VERSION_UNIT.
```

```

128 * 04-17-13 02.00.31 Bumped MPI2_HEADER_VERSION_UNIT.
129 * 08-19-13 02.00.32 Bumped MPI2_HEADER_VERSION_UNIT.
130 * 12-05-13 02.00.33 Bumped MPI2_HEADER_VERSION_UNIT.
131 * -----
133 mpi2_cnfg.h
134 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
135 * 06-04-07 02.00.01 Added defines for SAS IO Unit Page 2 PhyFlags.
136 * Added Manufacturing Page 11.
137 * Added MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE
138 * define.
139 * 06-26-07 02.00.02 Adding generic structure for product-specific
140 * Manufacturing pages: MPI2_CONFIG_PAGE_MANUFACTURING_PS.
141 * Rework of BIOS Page 2 configuration page.
142 * Fixed MPI2_BIOSPAGE2_BOOT_DEVICE to be a union of the
143 * forms.
144 * Added configuration pages IOC Page 8 and Driver
145 * Persistent Mapping Page 0.
146 * 08-31-07 02.00.03 Modified configuration pages dealing with Integrated
147 * RAID (Manufacturing Page 4, RAID Volume Pages 0 and 1,
148 * RAID Physical Disk Pages 0 and 1, RAID Configuration
149 * Page 0).
150 * Added new value for AccessStatus field of SAS Device
151 * Page 0 (_SATA_NEEDS_INITIALIZATION).
152 * 10-31-07 02.00.04 Added missing SEPDevHandle field to
153 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
154 * 12-18-07 02.00.05 Modified IO Unit Page 0 to use 32-bit version fields for
155 * NVDATA.
156 * Modified IOC Page 7 to use masks and added field for
157 * SASBroadcastPrimitiveMasks.
158 * Added MPI2_CONFIG_PAGE_BIOS_4.
159 * Added MPI2_CONFIG_PAGE_LOG_0.
160 * 02-29-08 02.00.06 Modified various names to make them 32-character unique.
161 * Added SAS Device IDs.
162 * Updated Integrated RAID configuration pages including
163 * Manufacturing Page 4, IOC Page 6, and RAID Configuration
164 * Page 0.
165 * 05-21-08 02.00.07 Added define MPI2_MANPAGE4_MIX_SSD_SAS_SATA.
166 * Added define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION.
167 * Fixed define MPI2_IOCPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING.
168 * Added missing MaxNumRoutedSasAddresses field to
169 * MPI2_CONFIG_PAGE_EXPANDER_0.
170 * Added SAS Port Page 0.
171 * Modified structure layout for
172 * MPI2_CONFIG_PAGE_DRIVER_MAPPING_0.
173 * 06-27-08 02.00.08 Changed MPI2_CONFIG_PAGE_RD_PDISK_1 to use
174 * MPI2_RAID_PHYS_DISK1_PATH_MAX to size the array.
175 * 10-02-08 02.00.09 Changed MPI2_RAID_PGAD_CONFIGNUM_MASK from 0x0000FFFF
176 * to 0x000000FF.
177 * Added two new values for the Physical Disk Coercion Size
178 * bits in the Flags field of Manufacturing Page 4.
179 * Added product-specific Manufacturing pages 16 to 31.
180 * Modified Flags bits for controlling write cache on SATA
181 * drives in IO Unit Page 1.
182 * Added new bit to AdditionalControlFlags of SAS IO Unit
183 * Page 1 to control Invalid Topology Correction.
184 * Added SupportedPhysDisks field to RAID Volume Page 1 and
185 * added related defines.
186 * Added additional defines for RAID Volume Page 0
187 * VolumeStatusFlags field.
188 * Modified meaning of RAID Volume Page 0 VolumeSettings
189 * define for auto-configure of hot-swap drives.
190 * Added PhysDiskAttributes field (and related defines) to
191 * RAID Physical Disk Page 0.
192 * Added MPI2_SAS_PHYINFO_PHY_VACANT define.
193 * Added three new DiscoveryStatus bits for SAS IO Unit

```

```

194 * Page 0 and SAS Expander Page 0.
195 * Removed multiplexing information from SAS IO Unit pages.
196 * Added BootDeviceWaitTime field to SAS IO Unit Page 4.
197 * Removed Zone Address Resolved bit from PhyInfo and from
198 * Expander Page 0 Flags field.
199 * Added two new AccessStatus values to SAS Device Page 0
200 * for indicating routing problems. Added 3 reserved words
201 * to this page.
202 * 01-19-09 02.00.10 Fixed defines for GPIOVal field of IO Unit Page 3.
203 * Inserted missing reserved field into structure for IOC
204 * Page 6.
205 * Added more pending task bits to RAID Volume Page 0
206 * VolumeStatusFlags defines.
207 * Added MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED define.
208 * Added a new DiscoveryStatus bit for SAS IO Unit Page 0
209 * and SAS Expander Page 0 to flag a downstream initiator
210 * when in simplified routing mode.
211 * Removed SATA Init Failure defines for DiscoveryStatus
212 * fields of SAS IO Unit Page 0 and SAS Expander Page 0.
213 * Added MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED define.
214 * Added PortGroups, DmaGroup, and ControlGroup fields to
215 * SAS Device Page 0.
216 * 05-06-09 02.00.11 Added structures and defines for IO Unit Page 5 and IO
217 * Unit Page 6.
218 * Added expander reduced functionality data to SAS
219 * Expander Page 0.
220 * Added SAS PHY Page 2 and SAS PHY Page 3.
221 * 07-30-09 02.00.12 Added IO Unit Page 7.
222 * Added new device ids.
223 * Added SAS IO Unit Page 5.
224 * Added partial and slumber power management capable flags
225 * to SAS Device Page 0 Flags field.
226 * Added PhyInfo defines for power condition.
227 * Added Ethernet configuration pages.
228 * 10-28-09 02.00.13 Added MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY.
229 * Added SAS PHY Page 4 structure and defines.
230 * 02-10-10 02.00.14 Modified the comments for the configuration page
231 * structures that contain an array of data. The host
232 * should use the "count" field in the page data (e.g. the
233 * NumPhys field) to determine the number of valid elements
234 * in the array.
235 * Added/modified some MPI2_MFGPAGE_DEVID_SAS defines.
236 * Added PowerManagementCapabilities to IO Unit Page 7.
237 * Added PortWidthModGroup field to
238 * MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS.
239 * Added MPI2_CONFIG_PAGE_SASIOUNIT_6 and related defines.
240 * Added MPI2_CONFIG_PAGE_SASIOUNIT_7 and related defines.
241 * Added MPI2_CONFIG_PAGE_SASIOUNIT_8 and related defines.
242 * 05-12-10 02.00.15 Added MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT
243 * define.
244 * Added MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE define.
245 * Added MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY define.
246 * 08-11-10 02.00.16 Removed IO Unit Page 1 device path (multi-pathing)
247 * defines.
248 * 11-10-10 02.00.17 Added ReceptacleID field (replacing Reserved1) to
249 * MPI2_MANPAGE7_CONNECTOR_INFO and reworked defines for
250 * the Pinout field.
251 * Added BoardTemperature and BoardTemperatureUnits fields
252 * to MPI2_CONFIG_PAGE_IO_UNIT_7.
253 * Added MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING define
254 * and MPI2_CONFIG_PAGE_EXT_MAN_PS structure.
255 * 02-23-11 02.00.18 Added ProxyVF_ID field to MPI2_CONFIG_REQUEST.
256 * Added IO Unit Page 8, IO Unit Page 9,
257 * and IO Unit Page 10.
258 * Added SASNotifyPrimitiveMasks field to
259 * MPI2_CONFIG_PAGE_IOC_7.

```

```

260 * 03-09-11 02.00.19 Fixed IO Unit Page 10 (to match the spec).
261 * 05-25-11 02.00.20 Cleaned up a few comments.
262 * 08-24-11 02.00.21 Marked the IO Unit Page 7 PowerManagementCapabilities
263 * for PCIe link as obsolete.
264 * Added SpinupFlags field containing a Disable Spin-up bit
265 * to the MPI2_SAS_IOUNIT4_SPINUP_GROUP fields of SAS IO
266 * Unit Page 4.
267 * 11-18-11 02.00.22 Added define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT.
268 * Added UEFIVersion field to BIOS Page 1 and defined new
269 * BiosOptions bits.
270 * Incorporating additions for MPI v2.5.
271 * 11-27-12 02.00.23 Added MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER.
272 * Added MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID.
273 * 12-20-12 02.00.24 Marked MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION as
274 * obsolete for MPI v2.5 and later.
275 * Added some defines for L2G SAS speeds.
276 * 04-09-13 02.00.25 Added MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK.
277 * Fixed MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS to
278 * match the specification.
279 * 08-19-13 02.00.26 Added reserved words to MPI2_CONFIG_PAGE_IO_UNIT_7 for
280 * future use.
281 * 12-05-13 02.00.27 Added MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL for
282 * MPI2_CONFIG_PAGE_MAN_7.
283 * Added EnclosureLevel and ConnectorName fields to
284 * MPI2_CONFIG_PAGE_SAS_DEV_0.
285 * Added MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID for
286 * MPI2_CONFIG_PAGE_SAS_DEV_0.
287 * Added EnclosureLevel field to
288 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
289 * Added MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID for
290 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
291 * -----
293 mpi2_init.h
294 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
295 * 10-31-07 02.00.01 Fixed name for pmpi2SCSITaskManagementRequest_t.
296 * 12-18-07 02.00.02 Modified Task Management Target Reset Method defines.
297 * 02-29-08 02.00.03 Added Query Task Set and Query Unit Attention.
298 * 03-03-08 02.00.04 Fixed name of struct MPI2_SCSI_TASK_MANAGE_REPLY.
299 * 05-21-08 02.00.05 Fixed typo in name of Mpi2SepRequest_t.
300 * 10-02-08 02.00.06 Removed Untagged and No Disconnect values from SCSI IO
301 * Control field Task Attribute flags.
302 * Moved LUN field defines to mpi2.h because they are
303 * common to many structures.
304 * 05-06-09 02.00.07 Changed task management type of Query Unit Attention to
305 * Query Asynchronous Event.
306 * Defined two new bits in the SlotStatus field of the SCSI
307 * Enclosure Processor Request and Reply.
308 * 10-28-09 02.00.08 Added defines for decoding the ResponseInfo bytes for
309 * both SCSI IO Error Reply and SCSI Task Management Reply.
310 * Added ResponseInfo field to MPI2_SCSI_TASK_MANAGE_REPLY.
311 * Added MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG define.
312 * 02-10-10 02.00.09 Removed unused structure that had "#if 0" around it.
313 * 05-12-10 02.00.10 Added optional vendor-unique region to SCSI IO Request.
314 * 11-10-10 02.00.11 Added MPI2_SCSIIO_NUM_SGLOFFSETS define.
315 * 11-18-11 02.00.12 Incorporating additions for MPI v2.5.
316 * 02-06-12 02.00.13 Added alternate defines for Task Priority / Command
317 * Priority to match SAM-4.
318 * Added EEDPErrorOffset to MPI2_SCSI_IO_REPLY.
319 * 07-10-12 02.00.14 Added MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION.
320 * -----
322 mpi2_ioc.h
323 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
324 * 06-04-07 02.00.01 In IOCFacts Reply structure, renamed MaxDevices to
325 * MaxTargets.

```

```

326 * Added TotalImageSize field to FWDDownload Request.
327 * Added reserved words to FWUplod Request.
328 * 06-26-07 02.00.02 Added IR Configuration Change List Event.
329 * 08-31-07 02.00.03 Removed SystemReplyQueueDepth field from the IOInit
330 * request and replaced it with
331 * ReplyDescriptorPostQueueDepth and ReplyFreeQueueDepth.
332 * Replaced the MinReplyQueueDepth field of the IOCFacts
333 * reply with MaxReplyDescriptorPostQueueDepth.
334 * Added MPI2_RDPQ_DEPTH_MIN define to specify the minimum
335 * depth for the Reply Descriptor Post Queue.
336 * Added SASAddress field to Initiator Device Table
337 * Overflow Event data.
338 * 10-31-07 02.00.04 Added ReasonCode MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING
339 * for SAS Initiator Device Status Change Event data.
340 * Modified Reason Code defines for SAS Topology Change
341 * List Event data, including adding a bit for PHY Vacant
342 * status, and adding a mask for the Reason Code.
343 * Added define for
344 * MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING.
345 * Added define for MPI2_EXT_IMAGE_TYPE_MEGARAID.
346 * 12-18-07 02.00.05 Added Boot Status defines for the IOExceptions field of
347 * the IOCFacts Reply.
348 * Removed MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
349 * Moved MPI2_VERSION_UNION to mpi2.h.
350 * Changed MPI2_EVENT_NOTIFICATION_REQUEST to use masks
351 * instead of enables, and added SASBroadcastPrimitiveMasks
352 * field.
353 * Added Log Entry Added Event and related structure.
354 * 02-29-08 02.00.06 Added define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID.
355 * Removed define MPI2_IOCFACTS_PROTOCOL_SMP_TARGET.
356 * Added MaxVolumes and MaxPersistentEntries fields to
357 * IOCFacts reply.
358 * Added ProtocolFlags and IOCCapabilities fields to
359 * MPI2_FW_IMAGE_HEADER.
360 * Removed MPI2_PORTEENABLE_FLAGS_ENABLE_SINGLE_PORT.
361 * 03-03-08 02.00.07 Fixed MPI2_FW_IMAGE_HEADER by changing Reserved26 to
362 * a U16 (from a U32).
363 * Removed extra 's' from EventMasks name.
364 * 06-27-08 02.00.08 Fixed an offset in a comment.
365 * 10-02-08 02.00.09 Removed SystemReplyFrameSize from MPI2_IOC_INIT_REQUEST.
366 * Removed CurReplyFrameSize from MPI2_IOC_FACTS_REPLY and
367 * renamed MinReplyFrameSize to ReplyFrameSize.
368 * Added MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX.
369 * Added two new RAIDOperation values for Integrated RAID
370 * Operations Status Event data.
371 * Added four new IR Configuration Change List Event data
372 * ReasonCode values.
373 * Added two new ReasonCode defines for SAS Device Status
374 * Change Event data.
375 * Added three new DiscoveryStatus bits for the SAS
376 * Discovery event data.
377 * Added Multiplexing Status Change bit to the PhyStatus
378 * field of the SAS Topology Change List event data.
379 * Removed define for MPI2_INIT_IMAGE_BOOTFLAGS_XMEMCOPY.
380 * BootFlags are now product-specific.
381 * Added defines for the individual signature bytes
382 * for MPI2_INIT_IMAGE_FOOTER.
383 * 01-19-09 02.00.10 Added MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY define.
384 * Added MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR
385 * define.
386 * Added MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE
387 * define.
388 * Removed MPI2_EVENT_SAS_DISC_DS_SATA_INIT_FAILURE define.
389 * 05-06-09 02.00.11 Added MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR define.
390 * Added MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX define.
391 * Added two new reason codes for SAS Device Status Change

```

```

392 * Event.
393 * Added new event: SAS PHY Counter.
394 * 07-30-09 02.00.12 Added GPIO Interrupt event define and structure.
395 * Added MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
396 * Added new product id family for 2208.
397 * 10-28-09 02.00.13 Added HostMSIxVectors field to MPI2_IOC_INIT_REQUEST.
398 * Added MaxMSIxVectors field to MPI2_IOC_FACTS_REPLY.
399 * Added MinDevHandle field to MPI2_IOC_FACTS_REPLY.
400 * Added MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY.
401 * Added MPI2_EVENT_HOST_BASED_DISCOVERY_PHY define.
402 * Added MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER define.
403 * Added Host Based Discovery Phy Event data.
404 * Added defines for ProductID Product field
405 * (MPI2_FW_HEADER_PID).
406 * Modified values for SAS ProductID Family
407 * (MPI2_FW_HEADER_PID_FAMILY).
408 * 02-10-10 02.00.14 Added SAS Quiesce Event structure and defines.
409 * Added PowerManagementControl Request structures and
410 * defines.
411 * 05-12-10 02.00.15 Marked Task Set Full Event as obsolete.
412 * Added MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY define.
413 * 11-10-10 02.00.16 Added MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC.
414 * 02-23-11 02.00.17 Added SAS NOTIFY Primitive event, and added
415 * SASNotifyPrimitiveMasks field to
416 * MPI2_EVENT_NOTIFICATION_REQUEST.
417 * Added Temperature Threshold Event.
418 * Added Host Message Event.
419 * Added Send Host Message request and reply.
420 * 05-25-11 02.00.18 For Extended Image Header, added
421 * MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC and
422 * MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC defines.
423 * Deprecated MPI2_EXT_IMAGE_TYPE_MAX define.
424 * 08-24-11 02.00.19 Added PhysicalPort field to
425 * MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE structure.
426 * Marked MPI2_PM_CONTROL_FEATURE_PCIE_LINK as obsolete.
427 * 11-18-11 02.00.20 Incorporating additions for MPI v2.5.
428 * 03-29-12 02.00.21 Added a product specific range to event values.
429 * 07-26-12 02.00.22 Added MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE.
430 * Added ElapsedSeconds field to
431 * MPI2_EVENT_DATA_IR_OPERATION_STATUS.
432 * 08-19-13 02.00.23 For IOCInit, added MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE
433 * and MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY.
434 * Added MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE.
435 * Added MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY.
436 * Added Encrypted Hash Extended Image.
437 * 12-05-13 02.00.24 Added MPI25_HASH_IMAGE_TYPE BIOS.
438 * -----
440 mpi2_raid.h
441 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
442 * 08-31-07 02.00.01 Modifications to RAID Action request and reply,
443 * including the Actions and ActionData.
444 * 02-29-08 02.00.02 Added MPI2_RAID_ACTION_ADATA_DISABLE_FULL_REBUILD.
445 * 05-21-08 02.00.03 Added MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS so that
446 * the PhysDisk array in MPI2_RAID_VOLUME_CREATION_STRUCT
447 * can be sized by the build environment.
448 * 07-30-09 02.00.04 Added proper define for the Use Default Settings bit of
449 * VolumeCreationFlags and marked the old one as obsolete.
450 * 05-12-10 02.00.05 Added MPI2_RAID_VOL_FLAGS_OP_MDC define.
451 * 08-24-10 02.00.06 Added MPI2_RAID_ACTION_COMPATIBILITY_CHECK along with
452 * related structures and defines.
453 * Added product-specific range to RAID Action values.
454 * 11-18-11 02.00.07 Incorporating additions for MPI v2.5.
455 * 02-06-12 02.00.08 Added MPI2_RAID_ACTION_PHYSDISK_HIDDEN.
456 * 07-26-12 02.00.09 Added ElapsedSeconds field to MPI2_RAID_VOL_INDICATOR.
457 * Added MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID define.

```

```

458 * 04-17-13 02.00.10 Added MPI25_RAID_ACTION_ADATA_ALLOW_PI.
459 * -----
461 mpi2_sas.h
462 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
463 * 06-26-07 02.00.01 Added Clear All Persistent Operation to SAS IO Unit
464 * Control Request.
465 * 10-02-08 02.00.02 Added Set IOC Parameter Operation to SAS IO Unit Control
466 * Request.
467 * 10-28-09 02.00.03 Changed the type of SGL in MPI2_SATA_PASSTHROUGH_REQUEST
468 * to MPI2_SGE_IO_UNION since it supports chained SGLs.
469 * 05-12-10 02.00.04 Modified some comments.
470 * 08-11-10 02.00.05 Added NCQ operations to SAS IO Unit Control.
471 * 11-18-11 02.00.06 Incorporating additions for MPI v2.5.
472 * 07-10-12 02.00.07 Added MPI2_SATA_PT_SGE_UNION for use in the SATA
473 * Passthrough message.
474 * 08-19-13 02.00.08 Made MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL obsolete
475 * for anything newer than MPI v2.0.
476 * -----
478 mpi2_targ.h
479 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
480 * 08-31-07 02.00.01 Added Command Buffer Data Location Address Space bits to
481 * BufferPostFlags field of CommandBufferPostBase Request.
482 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
483 * 10-02-08 02.00.03 Removed NextCmdBufferOffset from
484 * MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST.
485 * Target Status Send Request only takes a single SGE for
486 * response data.
487 * 02-10-10 02.00.04 Added comment to MPI2_TARGET_SSP_RSP_IU structure.
488 * 11-18-11 02.00.05 Incorporating additions for MPI v2.5.
489 * 11-27-12 02.00.06 Added InitiatorDevHandle field to MPI2_TARGET_MODE_ABORT
490 * request message structure.
491 * Added AbortType MPI2_TARGET_MODE_ABORT_DEVHANDLE and
492 * MPI2_TARGET_MODE_ABORT_ALL_COMMANDS.
493 * -----
495 mpi2_tool.h
496 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
497 * 12-18-07 02.00.01 Added Diagnostic Buffer Post and Diagnostic Release
498 * structures and defines.
499 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
500 * 05-06-09 02.00.03 Added ISTWI Read Write Tool and Diagnostic CLI Tool.
501 * 07-30-09 02.00.04 Added ExtendedType field to DiagnosticBufferPost request
502 * and reply messages.
503 * Added MPI2_DIAG_BUF_TYPE_EXTENDED.
504 * Incremented MPI2_DIAG_BUF_TYPE_COUNT.
505 * 05-12-10 02.00.05 Added Diagnostic Data Upload tool.
506 * 08-11-10 02.00.06 Added defines that were missing for Diagnostic Buffer
507 * Post Request.
508 * 05-25-11 02.00.07 Added Flags field and related defines to
509 * MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST.
510 * 11-18-11 02.00.08 Incorporating additions for MPI v2.5.
511 * 07-10-12 02.00.09 Add MPI v2.5 Toolbox Diagnostic CLI Tool Request
512 * message.
513 * 07-26-12 02.00.10 Modified MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST so that
514 * it uses MPI Chain SGE as well as MPI Simple SGE.
515 * 08-19-13 02.00.11 Added MPI2_TOOLBOX_TEXT_DISPLAY_TOOL and related info.
516 * -----
518 mpi2_type.h
519 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
520 * -----
522 mpi2_ra.h
523 * 05-06-09 02.00.00 Initial version.

```



```

*****
30283 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_init.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_init.h
51  * Title: MPI SCSI initiator mode messages and structures
52  * Creation Date: June 23, 2006
53  */
54 * mpi2_init.h Version: 02.00.15
55 * mpi2_init.h Version: 02.00.07
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 10-31-07 02.00.01 Fixed name for pMpi2SCSITaskManagementRequest_t.
69 * 12-18-07 02.00.02 Modified Task Management Target Reset Method defines.
70 * 02-29-08 02.00.03 Added Query Task Set and Query Unit Attention.
71 * 03-03-08 02.00.04 Fixed name of struct _MPI2_SCSI_TASK_MANAGE_REPLY.
72 * 05-21-08 02.00.05 Fixed typo in name of Mpi2SepRequest_t.
73 * 10-02-08 02.00.06 Removed Untagged and No Disconnect values from SCSI IO
74 * Control field Task Attribute flags.
75 * Moved LUN field defines to mpi2.h because they are
76 * common to many structures.
77 * 05-06-09 02.00.07 Changed task management type of Query Unit Attention to
78 * Query Asynchronous Event.
79 * Defined two new bits in the SlotStatus field of the SCSI
80 * Enclosure Processor Request and Reply.
81 * 10-28-09 02.00.08 Added defines for decoding the ResponseInfo bytes for
82 * both SCSI IO Error Reply and SCSI Task Management Reply.
83 * Added ResponseInfo field to MPI2_SCSI_TASK_MANAGE_REPLY.
84 * Added MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG define.
85 * 02-10-10 02.00.09 Removed unused structure that had "#if 0" around it.
86 * 05-12-10 02.00.10 Added optional vendor-unique region to SCSI IO Request.
87 * 11-10-10 02.00.11 Added MPI2_SCSIIO_NUM_SGLOFFSETS define.
88 * 11-18-11 02.00.12 Incorporating additions for MPI v2.5.
89 * 02-06-12 02.00.13 Added alternate defines for Task Priority / Command
90 * Priority to match SAM-4.
91 * Added EEDPErrorOffset to MPI2_SCSI_IO_REPLY.
92 * 07-10-12 02.00.14 Added MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION.
93 * 04-09-13 02.00.15 Added SCSIStatusQualifier field to MPI2_SCSI_IO_REPLY,
94 * replacing the Reserved4 field.
95 * -----
96 */
97
98 #ifndef MPI2_INIT_H
99 #define MPI2_INIT_H
100
101 /*****

```

```

85 *
86 *           SCSI Initiator Messages
87 *
88 *****/

90 /*****
91 * SCSI IO messages and associated structures
92 *****/

94 typedef struct _MPI2_SCSI_IO_CDB_EEDP32
95 typedef struct
96 {
97     U8           CDB[20];           /* 0x00 */
98     U32         PrimaryReferenceTag; /* 0x14 */
99     U16         PrimaryApplicationTag; /* 0x18 */
100    U16         PrimaryApplicationTagMask; /* 0x1A */
101    U32         TransferLength;      /* 0x1C */
102 } MPI2_SCSI_IO_CDB_EEDP32, MPI2_POINTER PTR_MPI2_SCSI_IO_CDB_EEDP32,
    Mpi2ScsiIoCdbEedp32_t, MPI2_POINTER pMpi2ScsiIoCdbEedp32_t;

104 /* MPI v2.0 CDB field */
105 typedef union _MPI2_SCSI_IO_CDB_UNION
106 /* TBD: I don't think this is needed for MPI2/Gen2 */
107 #if 0
108 typedef struct
109 {
110     U8           CDB[16];           /* 0x00 */
111     U32         DataLength;        /* 0x10 */
112     U32         PrimaryReferenceTag; /* 0x14 */
113     U16         PrimaryApplicationTag; /* 0x18 */
114     U16         PrimaryApplicationTagMask; /* 0x1A */
115     U32         TransferLength;     /* 0x1C */
116 } MPI2_SCSI_IO32_CDB_EEDP16, MPI2_POINTER PTR_MPI2_SCSI_IO32_CDB_EEDP16,
    Mpi2ScsiIo32CdbEedp16_t, MPI2_POINTER pMpi2ScsiIo32CdbEedp16_t;
117 #endif

118 typedef union
119 {
120     U8           CDB32[32];
121     MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
122     MPI2_SGE_SIMPLE_UNION SGE;
123 } MPI2_SCSI_IO_CDB_UNION, MPI2_POINTER PTR_MPI2_SCSI_IO_CDB_UNION,
    Mpi2ScsiIoCdb_t, MPI2_POINTER pMpi2ScsiIoCdb_t;

124 /* MPI v2.0 SCSI IO Request Message */
125 /* SCSI IO Request Message */
126 typedef struct _MPI2_SCSI_IO_REQUEST
127 {
128     U16         DevHandle;          /* 0x00 */
129     U8          ChainOffset;        /* 0x02 */
130     U8          Function;           /* 0x03 */
131     U16         Reserved1;          /* 0x04 */
132     U8          Reserved2;          /* 0x06 */
133     U8          MsgFlags;           /* 0x07 */
134     U8          VP_ID;              /* 0x08 */
135     U8          VF_ID;              /* 0x09 */
136     U16         Reserved3;          /* 0x0A */
137     U32         SenseBufferLowAddress; /* 0x0C */
138     U16         SGLFlags;           /* 0x10 */
139     U8          SenseBufferLength;  /* 0x12 */
140     U8          Reserved4;          /* 0x13 */
141     U8          SGLOffset0;         /* 0x14 */
142     U8          SGLOffset1;         /* 0x15 */
143     U8          SGLOffset2;         /* 0x16 */
144     U8          SGLOffset3;         /* 0x17 */
145     U32         SkipCount;          /* 0x18 */

```

```

134     U32         DataLength;        /* 0x1C */
135     U32         BidirectionalDataLength; /* 0x20 */
136     U16         IoFlags;           /* 0x24 */
137     U16         EEDPFlags;         /* 0x26 */
138     U32         EEDPBlockSize;     /* 0x28 */
139     U32         SecondaryReferenceTag; /* 0x2C */
140     U16         SecondaryApplicationTag; /* 0x30 */
141     U16         ApplicationTagTranslationMask; /* 0x32 */
142     U8          LUN[8];            /* 0x34 */
143     U32         Control;           /* 0x3C */
144     MPI2_SCSI_IO_CDB_UNION CDB;    /* 0x40 */

146 #ifndef MPI2_SCSI_IO_VENDOR_UNIQUE_REGION /* typically this is left undefined */
147     MPI2_SCSI_IO_VENDOR_UNIQUE VendorRegion;
148 #endif

150     MPI2_SGE_IO_UNION SGL;         /* 0x60 */

152 } MPI2_SCSI_IO_REQUEST, MPI2_POINTER PTR_MPI2_SCSI_IO_REQUEST,
    Mpi2ScsiIoRequest_t, MPI2_POINTER pMpi2ScsiIoRequest_t;

155 /* SCSI IO MsgFlags bits */

157 /* MsgFlags for SenseBufferAddressSpace */
158 #define MPI2_SCSIIO_MSGFLAGS_MASK_SENSE_ADDR (0x0C)
159 #define MPI2_SCSIIO_MSGFLAGS_SYSTEM_SENSE_ADDR (0x00)
160 #define MPI2_SCSIIO_MSGFLAGS_IOCDDR_SENSE_ADDR (0x04)
161 #define MPI2_SCSIIO_MSGFLAGS_IOCPLB_SENSE_ADDR (0x08)
162 #define MPI2_SCSIIO_MSGFLAGS_IOCPLBNTA_SENSE_ADDR (0x0C)

164 /* SCSI IO SGLFlags bits */

166 /* base values for Data Location Address Space */
167 #define MPI2_SCSIIO_SGLFLAGS_ADDR_MASK (0x0C)
168 #define MPI2_SCSIIO_SGLFLAGS_SYSTEM_ADDR (0x00)
169 #define MPI2_SCSIIO_SGLFLAGS_IOCDDR_ADDR (0x04)
170 #define MPI2_SCSIIO_SGLFLAGS_IOCPLB_ADDR (0x08)
171 #define MPI2_SCSIIO_SGLFLAGS_IOCPLBNTA_ADDR (0x0C)

173 /* base values for Type */
174 #define MPI2_SCSIIO_SGLFLAGS_TYPE_MASK (0x03)
175 #define MPI2_SCSIIO_SGLFLAGS_TYPE_MPI (0x00)
176 #define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE32 (0x01)
177 #define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE64 (0x02)

179 /* shift values for each sub-field */
180 #define MPI2_SCSIIO_SGLFLAGS_SGL3_SHIFT (12)
181 #define MPI2_SCSIIO_SGLFLAGS_SGL2_SHIFT (8)
182 #define MPI2_SCSIIO_SGLFLAGS_SGL1_SHIFT (4)
183 #define MPI2_SCSIIO_SGLFLAGS_SGL0_SHIFT (0)

185 /* number of SGLOffset fields */
186 #define MPI2_SCSIIO_NUM_SGLOFFSETS (4)

188 /* SCSI IO IoFlags bits */

190 /* Large CDB Address Space */
191 #define MPI2_SCSIIO_CDB_ADDR_MASK (0x6000)
192 #define MPI2_SCSIIO_CDB_ADDR_SYSTEM (0x0000)
193 #define MPI2_SCSIIO_CDB_ADDR_IOCDDR (0x2000)
194 #define MPI2_SCSIIO_CDB_ADDR_IOCPLB (0x4000)
195 #define MPI2_SCSIIO_CDB_ADDR_IOCPLBNTA (0x6000)

197 #define MPI2_SCSIIO_IOFLAGS_LARGE_CDB (0x1000)
198 #define MPI2_SCSIIO_IOFLAGS_BIDIRECTIONAL (0x0800)
199 #define MPI2_SCSIIO_IOFLAGS_MULTICAST (0x0400)

```

```

200 #define MPI2_SCSIIO_IOFLAGS_CMD_DETERMINES_DATA_DIR (0x0200)
201 #define MPI2_SCSIIO_IOFLAGS_CDBLENGTH_MASK (0x01FF)

203 /* SCSI IO EEDPFlags bits */

205 #define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG (0x8000)
206 #define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_REFTAG (0x4000)
207 #define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_APPTAG (0x2000)
208 #define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_APPTAG (0x1000)

210 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG (0x0400)
211 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG (0x0200)
212 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD (0x0100)

214 #define MPI2_SCSIIO_EEDPFLAGS_PASSTHRU_REFTAG (0x0008)

216 #define MPI2_SCSIIO_EEDPFLAGS_MASK_OP (0x0007)
217 #define MPI2_SCSIIO_EEDPFLAGS_NOOP_OP (0x0000)
218 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_OP (0x0001)
219 #define MPI2_SCSIIO_EEDPFLAGS_STRIP_OP (0x0002)
220 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP (0x0003)
221 #define MPI2_SCSIIO_EEDPFLAGS_INSERT_OP (0x0004)
222 #define MPI2_SCSIIO_EEDPFLAGS_REPLACE_OP (0x0006)
223 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REGEN_OP (0x0007)

225 /* SCSI IO LUN fields: use MPI2_LUN_ from mpi2.h */

227 /* SCSI IO Control bits */
228 #define MPI2_SCSIIO_CONTROL_ADDCDBLEN_MASK (0xFC000000)
229 #define MPI2_SCSIIO_CONTROL_ADDCDBLEN_SHIFT (26)

231 #define MPI2_SCSIIO_CONTROL_DATADIRECTION_MASK (0x03000000)
232 #define MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION (24)
233 #define MPI2_SCSIIO_CONTROL_NODATATRANSFER (0x00000000)
234 #define MPI2_SCSIIO_CONTROL_WRITE (0x01000000)
235 #define MPI2_SCSIIO_CONTROL_READ (0x02000000)
236 #define MPI2_SCSIIO_CONTROL_BIDIRECTIONAL (0x03000000)

238 #define MPI2_SCSIIO_CONTROL_TASKPRI_MASK (0x00007800)
239 #define MPI2_SCSIIO_CONTROL_TASKPRI_SHIFT (11)
240 /* alternate name for the previous field; called Command Priority in SAM-4 */
241 #define MPI2_SCSIIO_CONTROL_CMDPRI_MASK (0x00007800)
242 #define MPI2_SCSIIO_CONTROL_CMDPRI_SHIFT (11)

244 #define MPI2_SCSIIO_CONTROL_TASKATTRIBUTE_MASK (0x00000700)
245 #define MPI2_SCSIIO_CONTROL_SIMPLEQ (0x00000000)
246 #define MPI2_SCSIIO_CONTROL_HEADOFQ (0x00000100)
247 #define MPI2_SCSIIO_CONTROL_ORDEREDQ (0x00000200)
248 #define MPI2_SCSIIO_CONTROL_ACAQ (0x00000400)

250 #define MPI2_SCSIIO_CONTROL_TLR_MASK (0x000000C0)
251 #define MPI2_SCSIIO_CONTROL_NO_TLR (0x00000000)
252 #define MPI2_SCSIIO_CONTROL_TLR_ON (0x00000040)
253 #define MPI2_SCSIIO_CONTROL_TLR_OFF (0x00000080)

256 /* MPI v2.5 CDB field */
257 typedef union _MPI25_SCSI_IO_CDB_UNION
258 {
259     U8 CDB32[32];
260     MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
261     MPI2_IEEE_SGE_SIMPLE64 SGE;
262 } MPI25_SCSI_IO_CDB_UNION, MPI2_POINTER PTR_MPI25_SCSI_IO_CDB_UNION,
263 Mpi25ScsiIoCdb_t, MPI2_POINTER pMpi25ScsiIoCdb_t;

265 /* MPI v2.5 SCSI IO Request Message */

```

```

266 typedef struct _MPI25_SCSI_IO_REQUEST
267 {
268     U16 DevHandle; /* 0x00 */
269     U8 ChainOffset; /* 0x02 */
270     U8 Function; /* 0x03 */
271     U16 Reserved1; /* 0x04 */
272     U8 Reserved2; /* 0x06 */
273     U8 MsgFlags; /* 0x07 */
274     U8 VP_ID; /* 0x08 */
275     U8 VF_ID; /* 0x09 */
276     U16 Reserved3; /* 0x0A */
277     U32 SenseBufferLowAddress; /* 0x0C */
278     U8 DMAFlags; /* 0x10 */
279     U8 Reserved5; /* 0x11 */
280     U8 SenseBufferLength; /* 0x12 */
281     U8 Reserved4; /* 0x13 */
282     U8 SGLOffset0; /* 0x14 */
283     U8 SGLOffset1; /* 0x15 */
284     U8 SGLOffset2; /* 0x16 */
285     U8 SGLOffset3; /* 0x17 */
286     U32 SkipCount; /* 0x18 */
287     U32 DataLength; /* 0x1C */
288     U32 BidirectionalDataLength; /* 0x20 */
289     U16 IoFlags; /* 0x24 */
290     U16 EEDPFlags; /* 0x26 */
291     U16 EEDPBlockSize; /* 0x28 */
292     U16 Reserved6; /* 0x2A */
293     U32 SecondaryReferenceTag; /* 0x2C */
294     U16 SecondaryApplicationTag; /* 0x30 */
295     U16 ApplicationTagTranslationMask; /* 0x32 */
296     U8 LUN[8]; /* 0x34 */
297     U32 Control; /* 0x3C */
298     MPI25_SCSI_IO_CDB_UNION CDB; /* 0x40 */

300 #ifdef MPI25_SCSI_IO_VENDOR_UNIQUE_REGION /* typically this is left undefined */
301     MPI25_SCSI_IO_VENDOR_UNIQUE VendorRegion;
302 #endif

304     MPI25_SGE_IO_UNION SGL; /* 0x60 */

306 } MPI25_SCSI_IO_REQUEST, MPI2_POINTER PTR_MPI25_SCSI_IO_REQUEST,
307 Mpi25ScsiIoRequest_t, MPI2_POINTER pMpi25ScsiIoRequest_t;

309 /* use MPI2_SCSIIO_MSGFLAGS defines for the MsgFlags field */

311 /* Defines for the DMAFlags field
312 * Each setting affects 4 SGLs, from SGL0 to SGL3.
313 * D = Data
314 * C = Cache DIF
315 * I = Interleaved
316 * H = Host DIF
317 */
318 #define MPI25_SCSIIO_DMAFLAGS_OP_MASK (0x0F)
319 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_D (0x00)
320 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_C (0x01)
321 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_I (0x02)
322 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_C (0x03)
323 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_I (0x04)
324 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_I_I (0x05)
325 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_C (0x06)
326 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_I (0x07)
327 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_I_I (0x08)
328 #define MPI25_SCSIIO_DMAFLAGS_OP_D_I_I_I (0x09)
329 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_D (0x0A)
330 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_C (0x0B)
331 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_I (0x0C)

```

```

332 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_C      (0x0D)
333 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_I      (0x0E)
334 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_I_I      (0x0F)

336 /* number of SGLOffset fields */
337 #define MPI25_SCSIIO_NUM_SGLOFFSETS            (4)

339 /* defines for the IoFlags field */
340 #define MPI25_SCSIIO_IOFLAGS_IO_PATH_MASK      (0xC000)
341 #define MPI25_SCSIIO_IOFLAGS_NORMAL_PATH      (0x0000)
342 #define MPI25_SCSIIO_IOFLAGS_FAST_PATH        (0x4000)

344 #define MPI25_SCSIIO_IOFLAGS_LARGE_CDB        (0x1000)
345 #define MPI25_SCSIIO_IOFLAGS_BIDIRECTIONAL    (0x0800)
346 #define MPI25_SCSIIO_IOFLAGS_CDBLENGTH_MASK  (0x01FF)

348 /* MPI v2.5 defines for the EEDPFlags bits */
349 /* use MPI2_SCSIIO_EEDPFLAGS_ defines for the other EEDPFlags bits */
350 #define MPI25_SCSIIO_EEDPFLAGS_ESCAPE_MODE_MASK (0x00C0)
351 #define MPI25_SCSIIO_EEDPFLAGS_COMPATIBLE_MODE (0x0000)
352 #define MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE (0x0040)
353 #define MPI25_SCSIIO_EEDPFLAGS_APPTAG_DISABLE_MODE (0x0080)
354 #define MPI25_SCSIIO_EEDPFLAGS_APPTAG_REFTAG_DISABLE_MODE (0x00C0)

356 #define MPI25_SCSIIO_EEDPFLAGS_HOST_GUARD_METHOD_MASK (0x0030)
357 #define MPI25_SCSIIO_EEDPFLAGS_T10_CRC_HOST_GUARD (0x0000)
358 #define MPI25_SCSIIO_EEDPFLAGS_IP_CHKSUM_HOST_GUARD (0x0010)

360 /* use MPI2_LUN_ defines from mpi2.h for the LUN field */

362 /* use MPI2_SCSIIO_CONTROL_ defines for the Control field */

365 /* NOTE: The SCSI IO Reply is nearly the same for MPI 2.0 and MPI 2.5, so
366 * MPI2_SCSI_IO_REPLY is used for both.
367 */

369 /* SCSI IO Error Reply Message */
370 typedef struct _MPI2_SCSI_IO_REPLY
371 {
372     U16      DevHandle;          /* 0x00 */
373     U8       MsgLength;         /* 0x02 */
374     U8       Function;          /* 0x03 */
375     U16      Reserved1;         /* 0x04 */
376     U8       Reserved2;         /* 0x06 */
377     U8       MsgFlags;          /* 0x07 */
378     U8       VP_ID;             /* 0x08 */
379     U8       VF_ID;             /* 0x09 */
380     U16      Reserved3;         /* 0x0A */
381     U8       SCSIStatus;        /* 0x0C */
382     U8       SCSIState;         /* 0x0D */
383     U16      IOCStatus;         /* 0x0E */
384     U32      IOCLogInfo;        /* 0x10 */
385     U32      TransferCount;     /* 0x14 */
386     U32      SenseCount;        /* 0x18 */
387     U32      ResponseInfo;      /* 0x1C */
388     U16      TaskTag;           /* 0x20 */
389     U16      SCSIStatusQualifier; /* 0x22 */
390     U16      Reserved4;         /* 0x22 */
391     U32      BidirectionalTransferCount; /* 0x24 */
392     U32      EEDPErrorOffset;   /* 0x28 */ /* MPI 2.
393     U32      Reserved5;         /* 0x28 */
394     U32      Reserved6;         /* 0x2C */
395 } MPI2_SCSI_IO_REPLY, MPI2_POINTER PTR_MPI2_SCSI_IO_REPLY,
396 Mpi2SCSIIOReply_t, MPI2_POINTER pMpi2SCSIIOReply_t;

```

```

396 /* SCSI IO Reply SCSIStatus values (SAM-4 status codes) */

398 #define MPI2_SCSI_STATUS_GOOD                  (0x00)
399 #define MPI2_SCSI_STATUS_CHECK_CONDITION      (0x02)
400 #define MPI2_SCSI_STATUS_CONDITION_MET       (0x04)
401 #define MPI2_SCSI_STATUS_BUSY                 (0x08)
402 #define MPI2_SCSI_STATUS_INTERMEDIATE        (0x10)
403 #define MPI2_SCSI_STATUS_INTERMEDIATE_CONDMET (0x14)
404 #define MPI2_SCSI_STATUS_RESERVATION_CONFLICT (0x18)
405 #define MPI2_SCSI_STATUS_COMMAND_TERMINATED (0x22) /* obsolete */
406 #define MPI2_SCSI_STATUS_TASK_SET_FULL      (0x28)
407 #define MPI2_SCSI_STATUS_ACA_ACTIVE          (0x30)
408 #define MPI2_SCSI_STATUS_TASK_ABORTED       (0x40)

410 /* SCSI IO Reply SCSIState flags */

412 #define MPI2_SCSI_STATE_RESPONSE_INFO_VALID  (0x10)
413 #define MPI2_SCSI_STATE_TERMINATED           (0x08)
414 #define MPI2_SCSI_STATE_NO_SCSI_STATUS      (0x04)
415 #define MPI2_SCSI_STATE_AUTONSENSE_FAILED   (0x02)
416 #define MPI2_SCSI_STATE_AUTONSENSE_VALID    (0x01)

418 /* masks and shifts for the ResponseInfo field */

420 #define MPI2_SCSI_RI_MASK_REASONCODE         (0x000000FF)
421 #define MPI2_SCSI_RI_SHIFT_REASONCODE       (0)

423 #define MPI2_SCSI_TASKTAG_UNKNOWN            (0xFFFF)

426 /*****
427 * SCSI Task Management messages
428 *****/

430 /* SCSI Task Management Request Message */
431 typedef struct _MPI2_SCSI_TASK_MANAGE_REQUEST
432 {
433     U16      DevHandle;          /* 0x00 */
434     U8       ChainOffset;        /* 0x02 */
435     U8       Function;           /* 0x03 */
436     U8       Reserved1;          /* 0x04 */
437     U8       TaskType;           /* 0x05 */
438     U8       Reserved2;          /* 0x06 */
439     U8       MsgFlags;           /* 0x07 */
440     U8       VP_ID;              /* 0x08 */
441     U8       VF_ID;              /* 0x09 */
442     U16      Reserved3;          /* 0x0A */
443     U8       LUN[8];             /* 0x0C */
444     U32      Reserved4[7];       /* 0x14 */
445     U16      TaskMID;            /* 0x30 */
446     U16      Reserved5;          /* 0x32 */
447 } MPI2_SCSI_TASK_MANAGE_REQUEST,
448 MPI2_POINTER PTR_MPI2_SCSI_TASK_MANAGE_REQUEST,
449 Mpi2SCSITaskManagementRequest_t,
450 MPI2_POINTER pMpi2SCSITaskManagementRequest_t;

452 /* TaskType values */

454 #define MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK (0x01)
455 #define MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET (0x02)
456 #define MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET (0x03)
457 #define MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET (0x05)
458 #define MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET (0x06)
459 #define MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK (0x07)
460 #define MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA (0x08)
461 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET (0x09)

```

```

462 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT      (0x0A)

464 /* obsolete TaskType name */
465 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_UNIT_ATTENTION  (MPI2_SCSITASKMGMT_TASKT

467 /* MsgFlags bits */

469 #define MPI2_SCSITASKMGMT_MSGFLAGS_MASK_TARGET_RESET  (0x18)
470 #define MPI2_SCSITASKMGMT_MSGFLAGS_LINK_RESET        (0x00)
471 #define MPI2_SCSITASKMGMT_MSGFLAGS_NEXUS_RESET_SRST  (0x08)
472 #define MPI2_SCSITASKMGMT_MSGFLAGS_SAS_HARD_LINK_RESET (0x10)

474 #define MPI2_SCSITASKMGMT_MSGFLAGS_DO_NOT_SEND_TASK_IU (0x01)

478 /* SCSI Task Management Reply Message */
479 typedef struct _MPI2_SCSI_TASK_MANAGE_REPLY
480 {
481     U16      DevHandle;          /* 0x00 */
482     U8       MsgLength;         /* 0x02 */
483     U8       Function;          /* 0x03 */
484     U8       ResponseCode;      /* 0x04 */
485     U8       TaskType;          /* 0x05 */
486     U8       Reserved1;        /* 0x06 */
487     U8       MsgFlags;         /* 0x07 */
488     U8       VP_ID;            /* 0x08 */
489     U8       VF_ID;            /* 0x09 */
490     U16      Reserved2;        /* 0x0A */
491     U16      Reserved3;        /* 0x0C */
492     U16      IOCStatus;        /* 0x0E */
493     U32      IOCLogInfo;       /* 0x10 */
494     U32      TerminationCount; /* 0x14 */
495     U32      ResponseInfo;     /* 0x18 */
496 } MPI2_SCSI_TASK_MANAGE_REPLY,
497 MPI2_POINTER PTR_MPI2_SCSI_TASK_MANAGE_REPLY,
498 Mpi2SCSITaskManagementReply_t, MPI2_POINTER pMpi2SCSIManagementReply_t;

500 /* ResponseCode values */

502 #define MPI2_SCSITASKMGMT_RSP_TM_COMPLETE      (0x00)
503 #define MPI2_SCSITASKMGMT_RSP_INVALID_FRAME   (0x02)
504 #define MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED (0x04)
505 #define MPI2_SCSITASKMGMT_RSP_TM_FAILED      (0x05)
506 #define MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED  (0x08)
507 #define MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN (0x09)
508 #define MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG (0x0A)
509 #define MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC (0x80)

511 /* masks and shifts for the ResponseInfo field */

513 #define MPI2_SCSITASKMGMT_RI_MASK_REASONCODE (0x000000FF)
514 #define MPI2_SCSITASKMGMT_RI_SHIFT_REASONCODE (0)
515 #define MPI2_SCSITASKMGMT_RI_MASK_ARI2      (0x0000FF00)
516 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI2    (8)
517 #define MPI2_SCSITASKMGMT_RI_MASK_ARI1     (0x00FF0000)
518 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI1    (16)
519 #define MPI2_SCSITASKMGMT_RI_MASK_ARI0     (0xFF000000)
520 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI0    (24)

523 /*****
524 * SCSI Enclosure Processor messages
525 *****/

527 /* SCSI Enclosure Processor Request Message */

```

```

528 typedef struct _MPI2_SEP_REQUEST
529 {
530     U16      DevHandle;          /* 0x00 */
531     U8       ChainOffset;       /* 0x02 */
532     U8       Function;          /* 0x03 */
533     U8       Action;            /* 0x04 */
534     U8       Flags;             /* 0x05 */
535     U8       Reserved1;        /* 0x06 */
536     U8       MsgFlags;         /* 0x07 */
537     U8       VP_ID;            /* 0x08 */
538     U8       VF_ID;            /* 0x09 */
539     U16      Reserved2;        /* 0x0A */
540     U32      SlotStatus;       /* 0x0C */
541     U32      Reserved3;        /* 0x10 */
542     U32      Reserved4;        /* 0x14 */
543     U32      Reserved5;        /* 0x18 */
544     U16      Slot;              /* 0x1C */
545     U16      EnclosureHandle;   /* 0x1E */
546 } MPI2_SEP_REQUEST, MPI2_POINTER PTR_MPI2_SEP_REQUEST,
    unchanged_portion_omitted

```

```

*****
94287 Tue Jun 17 10:46:18 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_ioc.h
51  * Title: MPI IOC, Port, Event, FW Download, and FW Upload messages
52  * Creation Date: October 11, 2006
53  */
54 * mpi2_ioc.h Version: 02.00.24
55 * mpi2_ioc.h Version: 02.00.12
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 06-04-07 02.00.01 In IOCFacts Reply structure, renamed MaxDevices to
69 * MaxTargets.
70 * Added TotalImageSize field to FWDownload Request.
71 * Added reserved words to FWUpload Request.
72 * 06-26-07 02.00.02 Added IR Configuration Change List Event.
73 * 08-31-07 02.00.03 Removed SystemReplyQueueDepth field from the IOCInit
74 * request and replaced it with
75 * ReplyDescriptorPostQueueDepth and ReplyFreeQueueDepth.
76 * Replaced the MinReplyQueueDepth field of the IOCFacts
77 * reply with MaxReplyDescriptorPostQueueDepth.
78 * Added MPI2_RDPQ_DEPTH_MIN define to specify the minimum
79 * depth for the Reply Descriptor Post Queue.
80 * Added SASAddress field to Initiator Device Table
81 * Overflow Event data.
82 * 10-31-07 02.00.04 Added ReasonCode MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING
83 * for SAS Initiator Device Status Change Event data.
84 * Modified Reason Code defines for SAS Topology Change
85 * List Event data, including adding a bit for PHY Vacant
86 * status, and adding a mask for the Reason Code.
87 * Added define for
88 * MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING.
89 * Added define for MPI2_EXT_IMAGE_TYPE_MEGARAID.
90 * 12-18-07 02.00.05 Added Boot Status defines for the IOCFacts field of
91 * the IOCFacts Reply.
92 * Removed MPI2_IOCFacts_CAPABILITY_EXTENDED_BUFFER define.
93 * Moved MPI2_VERSION_UNION to mpi2.h.
94 * Changed MPI2_EVENT_NOTIFICATION_REQUEST to use masks
95 * instead of enables, and added SASBroadcastPrimitiveMasks
96 * field.
97 * Added Log Entry Added Event and related structure.
98 * 02-29-08 02.00.06 Added define MPI2_IOCFacts_CAPABILITY_INTEGRATED_RAID.
99 * Removed define MPI2_IOCFacts_PROTOCOL_SMP_TARGET.
100 * Added MaxVolumes and MaxPersistentEntries fields to
101 * IOCFacts reply.

```

```

85 *      Added ProtocolFlags and IOCCapabilities fields to
86 *      MPI2_FW_IMAGE_HEADER.
87 *      Removed MPI2_PORTENABLE_FLAGS_ENABLE_SINGLE_PORT.
88 * 03-03-08 02.00.07 Fixed MPI2_FW_IMAGE_HEADER by changing Reserved26 to
89 *      a U16 (from a U32).
90 *      Removed extra 's' from EventMasks name.
91 * 06-27-08 02.00.08 Fixed an offset in a comment.
92 * 10-02-08 02.00.09 Removed SystemReplyFrameSize from MPI2_IOC_INIT_REQUEST.
93 *      Removed CurReplyFrameSize from MPI2_IOC_FACTS_REPLY and
94 *      renamed MinReplyFrameSize to ReplyFrameSize.
95 *      Added MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX.
96 *      Added two new RAIDOperation values for Integrated RAID
97 *      Operations Status Event data.
98 *      Added four new IR Configuration Change List Event data
99 *      ReasonCode values.
100 *      Added two new ReasonCode defines for SAS Device Status
101 *      Change Event data.
102 *      Added three new DiscoveryStatus bits for the SAS
103 *      Discovery event data.
104 *      Added Multiplexing Status Change bit to the PhyStatus
105 *      field of the SAS Topology Change List event data.
106 *      Removed define for MPI2_INIT_IMAGE_BOOTFLAGS_XMEMCOPY.
107 *      BootFlags are now product-specific.
108 *      Added defines for the individual signature bytes
109 *      for MPI2_INIT_IMAGE_FOOTER.
110 * 01-19-09 02.00.10 Added MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY define.
111 *      Added MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR
112 *      define.
113 *      Added MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE
114 *      define.
115 *      Removed MPI2_EVENT_SAS_DISC_DS_SATA_INIT_FAILURE define.
116 * 05-06-09 02.00.11 Added MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR define.
117 *      Added MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX define.
118 *      Added two new reason codes for SAS Device Status Change
119 *      Event.
120 *      Added new event: SAS PHY Counter.
121 * 07-30-09 02.00.12 Added GPIO Interrupt event define and structure.
122 *      Added MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
123 *      Added new product id family for 2208.
124 * 10-28-09 02.00.13 Added HostMSIxVectors field to MPI2_IOC_INIT_REQUEST.
125 *      Added MaxMSIxVectors field to MPI2_IOC_FACTS_REPLY.
126 *      Added MinDevHandle field to MPI2_IOC_FACTS_REPLY.
127 *      Added MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY.
128 *      Added MPI2_EVENT_HOST_BASED_DISCOVERY_PHY define.
129 *      Added MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER define.
130 *      Added Host Based Discovery Phy Event data.
131 *      Added defines for ProductID Product field
132 *      (MPI2_FW_HEADER_PID_).
133 *      Modified values for SAS ProductID Family
134 *      (MPI2_FW_HEADER_PID_FAMILY_).
135 * 02-10-10 02.00.14 Added SAS Quiesce Event structure and defines.
136 *      Added PowerManagementControl Request structures and
137 *      defines.
138 * 05-12-10 02.00.15 Marked Task Set Full Event as obsolete.
139 *      Added MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY define.
140 * 11-10-10 02.00.16 Added MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC.
141 * 02-23-11 02.00.17 Added SAS NOTIFY Primitive event, and added
142 *      SASNotifyPrimitiveMasks field to
143 *      MPI2_EVENT_NOTIFICATION_REQUEST.
144 *      Added Temperature Threshold Event.
145 *      Added Host Message Event.
146 *      Added Send Host Message request and reply.
147 * 05-25-11 02.00.18 For Extended Image Header, added
148 *      MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC and
149 *      MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC defines.
150 *      Deprecated MPI2_EXT_IMAGE_TYPE_MAX define.

```

```

151 * 08-24-11 02.00.19 Added PhysicalPort field to
152 *      MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE structure.
153 *      Marked MPI2_PM_CONTROL_FEATURE_PCIE_LINK as obsolete.
154 * 11-18-11 02.00.20 Incorporating additions for MPI v2.5.
155 * 03-29-12 02.00.21 Added a product specific range to event values.
156 * 07-26-12 02.00.22 Added MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE.
157 *      Added ElapsedSeconds field to
158 *      MPI2_EVENT_DATA_IR_OPERATION_STATUS.
159 * 08-19-13 02.00.23 For IOCInit, added MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE
160 *      and MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY.
161 *      Added MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE.
162 *      Added MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY.
163 *      Added Encrypted Hash Extended Image.
164 * 12-05-13 02.00.24 Added MPI25_HASH_IMAGE_TYPE_BIOS.
165 * -----
166 */

168 #ifndef MPI2_IOC_H
169 #define MPI2_IOC_H

171 /*****
172 *
173 *      IOC Messages
174 *
175 *****/

177 /*****
178 *      IOCInit message
179 *****/

181 /* IOCInit Request message */
182 typedef struct _MPI2_IOC_INIT_REQUEST
183 {
184     U8          WhoInit;          /* 0x00 */
185     U8          Reserved1;        /* 0x01 */
186     U8          ChainOffset;     /* 0x02 */
187     U8          Function;        /* 0x03 */
188     U16         Reserved2;       /* 0x04 */
189     U8          Reserved3;       /* 0x06 */
190     U8          MsgFlags;        /* 0x07 */
191     U8          VP_ID;           /* 0x08 */
192     U8          VF_ID;           /* 0x09 */
193     U16         Reserved4;       /* 0x0A */
194     U16         MsgVersion;      /* 0x0C */
195     U16         HeaderVersion;   /* 0x0E */
196     U32         Reserved5;       /* 0x10 */
197     U16         Reserved6;       /* 0x14 */
198     U8          Reserved7;       /* 0x16 */
199     U8          HostMSIxVectors; /* 0x17 */
200     U16         Reserved8;       /* 0x18 */
201     U32         Reserved6;       /* 0x1A */
202     U16         Reserved7;       /* 0x1C */
203     U16         SystemRequestFrameSize; /* 0x1E */
204     U32         ReplyDescriptorPostQueueDepth; /* 0x20 */
205     U32         ReplyFreeQueueDepth; /* 0x24 */
206     U64         SenseBufferAddressHigh; /* 0x28 */
207     U64         SystemReplyAddressHigh; /* 0x2C */
208     U64         SystemRequestFrameBaseAddress; /* 0x30 */
209     U64         ReplyDescriptorPostQueueAddress; /* 0x34 */
210     U64         ReplyFreeQueueAddress; /* 0x38 */
211     U64         TimeStamp;       /* 0x40 */
212 } MPI2_IOC_INIT_REQUEST, MPI2_POINTER PTR_MPI2_IOC_INIT_REQUEST,
  Mpi2IOCInitRequest_t, MPI2_POINTER pMpi2IOCInitRequest_t;

213 /* WhoInit values */
214 #define MPI2_WHOINIT_NOT_INITIALIZED (0x00)

```

```

215 #define MPI2_WHOINIT_SYSTEM_BIOS          (0x01)
216 #define MPI2_WHOINIT_ROM_BIOS            (0x02)
217 #define MPI2_WHOINIT_PCI_PEER            (0x03)
218 #define MPI2_WHOINIT_HOST_DRIVER         (0x04)
219 #define MPI2_WHOINIT_MANUFACTURER        (0x05)

221 /* MsgFlags */
222 #define MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE (0x01)

224 /* MsgVersion */
225 #define MPI2_IOCINIT_MSGVERSION_MAJOR_MASK (0xFF00)
226 #define MPI2_IOCINIT_MSGVERSION_MAJOR_SHIFT (8)
227 #define MPI2_IOCINIT_MSGVERSION_MINOR_MASK (0x00FF)
228 #define MPI2_IOCINIT_MSGVERSION_MINOR_SHIFT (0)

230 /* HeaderVersion */
231 #define MPI2_IOCINIT_HDRVERSION_UNIT_MASK (0xFF00)
232 #define MPI2_IOCINIT_HDRVERSION_UNIT_SHIFT (8)
233 #define MPI2_IOCINIT_HDRVERSION_DEV_MASK (0x00FF)
234 #define MPI2_IOCINIT_HDRVERSION_DEV_SHIFT (0)

236 /* minimum depth for a Reply Descriptor Post Queue */
201 /* minimum depth for the Reply Descriptor Post Queue */
237 #define MPI2_RDPQ_DEPTH_MIN (16)

239 /* Reply Descriptor Post Queue Array Entry */
240 typedef struct _MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY
241 {
242     U64          RDPQBaseAddress;          /* 0x00 */
243     U32          Reserved1;                /* 0x08 */
244     U32          Reserved2;                /* 0x0C */
245 } MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
246 MPI2_POINTER_PTR_MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
247 Mpi2IOCInitRDPQArrayEntry, MPI2_POINTER pMpi2IOCInitRDPQArrayEntry;

249 /* IOCInit Reply message */
250 typedef struct _MPI2_IOC_INIT_REPLY
251 {
252     U8          WhoInit;                    /* 0x00 */
253     U8          Reserved1;                  /* 0x01 */
254     U8          MsgLength;                  /* 0x02 */
255     U8          Function;                    /* 0x03 */
256     U16         Reserved2;                  /* 0x04 */
257     U8          Reserved3;                  /* 0x06 */
258     U8          MsgFlags;                   /* 0x07 */
259     U8          VP_ID;                      /* 0x08 */
260     U8          VF_ID;                      /* 0x09 */
261     U16         Reserved4;                  /* 0x0A */
262     U16         Reserved5;                  /* 0x0C */
263     U16         IOCStatus;                  /* 0x0E */
264     U32         IOCLogInfo;                 /* 0x10 */
265 } MPI2_IOC_INIT_REPLY, MPI2_POINTER_PTR_MPI2_IOC_INIT_REPLY,
    unchanged_portion_omitted_
286 Mpi2IOCFactsRequest_t, MPI2_POINTER pMpi2IOCFactsRequest_t;

289 /* IOCFacts Reply message */
290 typedef struct _MPI2_IOC_FACTS_REPLY
291 {
292     U16         MsgVersion;                 /* 0x00 */
293     U8          MsgLength;                  /* 0x02 */
294     U8          Function;                    /* 0x03 */
295     U16         HeaderVersion;              /* 0x04 */
296     U8          IOCNumber;                  /* 0x06 */
297     U8          MsgFlags;                   /* 0x07 */
298     U8          VP_ID;                      /* 0x08 */

```

```

299     U8          VF_ID;                      /* 0x09 */
300     U16         Reserved1;                  /* 0x0A */
301     U16         IOCExceptions;              /* 0x0C */
302     U16         IOCStatus;                  /* 0x0E */
303     U32         IOCLogInfo;                 /* 0x10 */
304     U8          MaxChainDepth;              /* 0x14 */
305     U8          WhoInit;                    /* 0x15 */
306     U8          NumberOfPorts;              /* 0x16 */
307     U8          MaxSasVectors;              /* 0x17 */
263     U8          Reserved2;                  /* 0x17 */
308     U16         RequestCredit;              /* 0x18 */
309     U16         ProductID;                  /* 0x1A */
310     U32         IOCCapabilities;            /* 0x1C */
311     MPI2_VERSION_UNION FWVersion;          /* 0x20 */
312     U16         IOCRequestFrameSize;        /* 0x24 */
313     U16         IOCMaxChainSegmentsSize;    /* 0x26 */ /* MPI 2.
269     U16         Reserved3;                  /* 0x26 */
314     U16         MaxInitiators;              /* 0x28 */
315     U16         MaxTargets;                 /* 0x2A */
316     U16         MaxSasExpanders;            /* 0x2C */
317     U16         MaxEnclosures;              /* 0x2E */
318     U16         ProtocolFlags;              /* 0x30 */
319     U16         HighPriorityCredit;          /* 0x32 */
320     U16         MaxReplyDescriptorPostQueueDepth; /* 0x34 */
321     U8          ReplyFrameSize;             /* 0x36 */
322     U8          MaxVolumes;                 /* 0x37 */
323     U16         MaxDevHandle;               /* 0x38 */
324     U16         MaxPersistentEntries;       /* 0x3A */
325     U16         MinDevHandle;               /* 0x3C */
326     U16         Reserved4;                  /* 0x3E */
281     U32         Reserved4;                  /* 0x3C */
327 } MPI2_IOC_FACTS_REPLY, MPI2_POINTER_PTR_MPI2_IOC_FACTS_REPLY,
328 Mpi2IOCFactsReply_t, MPI2_POINTER pMpi2IOCFactsReply_t;

330 /* MsgVersion */
331 #define MPI2_IOCFACTS_MSGVERSION_MAJOR_MASK (0xFF00)
332 #define MPI2_IOCFACTS_MSGVERSION_MAJOR_SHIFT (8)
333 #define MPI2_IOCFACTS_MSGVERSION_MINOR_MASK (0x00FF)
334 #define MPI2_IOCFACTS_MSGVERSION_MINOR_SHIFT (0)

336 /* HeaderVersion */
337 #define MPI2_IOCFACTS_HDRVERSION_UNIT_MASK (0xFF00)
338 #define MPI2_IOCFACTS_HDRVERSION_UNIT_SHIFT (8)
339 #define MPI2_IOCFACTS_HDRVERSION_DEV_MASK (0x00FF)
340 #define MPI2_IOCFACTS_HDRVERSION_DEV_SHIFT (0)

342 /* IOCExceptions */
343 #define MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE (0x0200)
344 #define MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX (0x0100)

346 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_MASK (0x00E0)
347 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_GOOD (0x0000)
348 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_BACKUP (0x0020)
349 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_RESTORED (0x0040)
350 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_CORRUPT_BACKUP (0x0060)

352 #define MPI2_IOCFACTS_EXCEPT_METADATA_UNSUPPORTED (0x0010)
353 #define MPI2_IOCFACTS_EXCEPT_MANUFACT_CHECKSUM_FAIL (0x0008)
354 #define MPI2_IOCFACTS_EXCEPT_FW_CHECKSUM_FAIL (0x0004)
355 #define MPI2_IOCFACTS_EXCEPT_RAID_CONFIG_INVALID (0x0002)
356 #define MPI2_IOCFACTS_EXCEPT_CONFIG_CHECKSUM_FAIL (0x0001)

358 /* defines for WhoInit field are after the IOCInit Request */

360 /* ProductID field uses MPI2_FW_HEADER_PID_ */

```

```

362 /* IOCCapabilities */
363 #define MPI2_IOCFACTS_CAPABILITY_RDPO_ARRAY_CAPABLE (0x00040000)
364 #define MPI2_IOCFACTS_CAPABILITY_FAST_PATH_CAPABLE (0x00020000)
365 #define MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY (0x00010000)
366 #define MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX (0x00008000)
367 #define MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR (0x00004000)
368 #define MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY (0x00002000)
369 #define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID (0x00001000)
370 #define MPI2_IOCFACTS_CAPABILITY_TLR (0x00000800)
371 #define MPI2_IOCFACTS_CAPABILITY_MULTICAST (0x00000100)
372 #define MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET (0x00000080)
373 #define MPI2_IOCFACTS_CAPABILITY_EEDP (0x00000040)
374 #define MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER (0x00000020)
375 #define MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER (0x00000010)
376 #define MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER (0x00000008)
377 #define MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING (0x00000004)

379 /* ProtocolFlags */
380 #define MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET (0x0001)
381 #define MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR (0x0002)

384 /*****
385 * PortFacts message
386 *****/

388 /* PortFacts Request message */
389 typedef struct _MPI2_PORT_FACTS_REQUEST
390 {
391     U16 Reserved1; /* 0x00 */
392     U8 ChainOffset; /* 0x02 */
393     U8 Function; /* 0x03 */
394     U16 Reserved2; /* 0x04 */
395     U8 PortNumber; /* 0x06 */
396     U8 MsgFlags; /* 0x07 */
397     U8 VP_ID; /* 0x08 */
398     U8 VF_ID; /* 0x09 */
399     U16 Reserved3; /* 0x0A */
400 } MPI2_PORT_FACTS_REQUEST, MPI2_POINTER PTR_MPI2_PORT_FACTS_REQUEST,
    unchanged_portion_omitted_
472 Mpi2PortEnableReply_t, MPI2_POINTER pMpi2PortEnableReply_t;

475 /*****
476 * EventNotification message
477 *****/

479 /* EventNotification Request message */
480 #define MPI2_EVENT_NOTIFY_EVENTMASK_WORDS (4)

482 typedef struct _MPI2_EVENT_NOTIFICATION_REQUEST
483 {
484     U16 Reserved1; /* 0x00 */
485     U8 ChainOffset; /* 0x02 */
486     U8 Function; /* 0x03 */
487     U16 Reserved2; /* 0x04 */
488     U8 Reserved3; /* 0x06 */
489     U8 MsgFlags; /* 0x07 */
490     U8 VP_ID; /* 0x08 */
491     U8 VF_ID; /* 0x09 */
492     U16 Reserved4; /* 0x0A */
493     U32 Reserved5; /* 0x0C */
494     U32 Reserved6; /* 0x10 */
495     U32 EventMasks[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS]; /* 0x1
496     U16 SASBroadcastPrimitiveMasks; /* 0x24 */
497     U16 SASNotifyPrimitiveMasks; /* 0x26 */

```

```

448     U16 Reserved7; /* 0x26 */
498     U32 Reserved8; /* 0x28 */
499 } MPI2_EVENT_NOTIFICATION_REQUEST,
    unchanged_portion_omitted_
524 Mpi2EventNotificationReply_t, MPI2_POINTER pMpi2EventNotificationReply_t;

526 /* AckRequired */
527 #define MPI2_EVENT_NOTIFICATION_ACK_NOT_REQUIRED (0x00)
528 #define MPI2_EVENT_NOTIFICATION_ACK_REQUIRED (0x01)

530 /* Event */
531 #define MPI2_EVENT_LOG_DATA (0x0001)
532 #define MPI2_EVENT_STATE_CHANGE (0x0002)
533 #define MPI2_EVENT_HARD_RESET_RECEIVED (0x0005)
534 #define MPI2_EVENT_EVENT_CHANGE (0x000A)
535 #define MPI2_EVENT_TASK_SET_FULL (0x000E) /* obsolete */
486 #define MPI2_EVENT_TASK_SET_FULL (0x000E)
536 #define MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE (0x000F)
537 #define MPI2_EVENT_IR_OPERATION_STATUS (0x0014)
538 #define MPI2_EVENT_SAS_DISCOVERY (0x0016)
539 #define MPI2_EVENT_SAS_BROADCAST_PRIMITIVE (0x0017)
540 #define MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE (0x0018)
541 #define MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW (0x0019)
542 #define MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST (0x001C)
543 #define MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE (0x001D)
544 #define MPI2_EVENT_IR_VOLUME (0x001E)
545 #define MPI2_EVENT_IR_PHYSICAL_DISK (0x001F)
546 #define MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST (0x0020)
547 #define MPI2_EVENT_LOG_ENTRY_ADDED (0x0021)
548 #define MPI2_EVENT_SAS_PHY_COUNTER (0x0022)
549 #define MPI2_EVENT_GPIO_INTERRUPT (0x0023)
550 #define MPI2_EVENT_HOST_BASED_DISCOVERY_PHY (0x0024)
551 #define MPI2_EVENT_SAS_QUIESCE (0x0025)
552 #define MPI2_EVENT_SAS_NOTIFY_PRIMITIVE (0x0026)
553 #define MPI2_EVENT_TEMP_THRESHOLD (0x0027)
554 #define MPI2_EVENT_HOST_MESSAGE (0x0028)
555 #define MPI2_EVENT_POWER_PERFORMANCE_CHANGE (0x0029)
556 #define MPI2_EVENT_MIN_PRODUCT_SPECIFIC (0x006E)
557 #define MPI2_EVENT_MAX_PRODUCT_SPECIFIC (0x007F)

560 /* Log Entry Added Event data */

562 /* the following structure matches MPI2_LOG_0_ENTRY in mpi2_cnfg.h */
563 #define MPI2_EVENT_DATA_LOG_DATA_LENGTH (0x1C)

565 typedef struct _MPI2_EVENT_DATA_LOG_ENTRY_ADDED
566 {
567     U64 TimeStamp; /* 0x00 */
568     U32 Reserved1; /* 0x08 */
569     U16 LogSequence; /* 0x0C */
570     U16 LogEntryQualifier; /* 0x0E */
571     U8 VP_ID; /* 0x10 */
572     U8 VF_ID; /* 0x11 */
573     U16 Reserved2; /* 0x12 */
574     U8 LogData[MPI2_EVENT_DATA_LOG_DATA_LENGTH]; /* 0x14 */
575 } MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
576 MPI2_POINTER PTR_MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
577 Mpi2EventDataLogEntryAdded_t, MPI2_POINTER pMpi2EventDataLogEntryAdded_t;

580 /* GPIO Interrupt Event data */

582 typedef struct _MPI2_EVENT_DATA_GPIO_INTERRUPT
583 {
584     U8 GPIONum; /* 0x00 */

```

```

585     U8           Reserved1;           /* 0x01 */
586     U16          Reserved2;           /* 0x02 */
587 } MPI2_EVENT_DATA_GPIO_INTERRUPT,
588 MPI2_POINTER PTR_MPI2_EVENT_DATA_GPIO_INTERRUPT,
589 Mpi2EventDataGpioInterrupt_t, MPI2_POINTER pMpi2EventDataGpioInterrupt_t;

592 /* Temperature Threshold Event data */

594 typedef struct _MPI2_EVENT_DATA_TEMPERATURE
595 {
596     U16          Status;                /* 0x00 */
597     U8           SensorNum;             /* 0x02 */
598     U8           Reserved1;             /* 0x03 */
599     U16          CurrentTemperature;    /* 0x04 */
600     U16          Reserved2;             /* 0x06 */
601     U32          Reserved3;             /* 0x08 */
602     U32          Reserved4;             /* 0x0C */
603 } MPI2_EVENT_DATA_TEMPERATURE,
604 MPI2_POINTER PTR_MPI2_EVENT_DATA_TEMPERATURE,
605 Mpi2EventDataTemperature_t, MPI2_POINTER pMpi2EventDataTemperature_t;

607 /* Temperature Threshold Event data Status bits */
608 #define MPI2_EVENT_TEMPERATURE3_EXCEEDED (0x0008)
609 #define MPI2_EVENT_TEMPERATURE2_EXCEEDED (0x0004)
610 #define MPI2_EVENT_TEMPERATURE1_EXCEEDED (0x0002)
611 #define MPI2_EVENT_TEMPERATURE0_EXCEEDED (0x0001)

614 /* Host Message Event data */

616 typedef struct _MPI2_EVENT_DATA_HOST_MESSAGE
617 {
618     U8           SourceVF_ID;           /* 0x00 */
619     U8           Reserved1;             /* 0x01 */
620     U16          Reserved2;             /* 0x02 */
621     U32          Reserved3;             /* 0x04 */
622     U32          HostData[1];           /* 0x08 */
623 } MPI2_EVENT_DATA_HOST_MESSAGE, MPI2_POINTER PTR_MPI2_EVENT_DATA_HOST_MESSAGE,
624 Mpi2EventDataHostMessage_t, MPI2_POINTER pMpi2EventDataHostMessage_t;

627 /* Power Performance Change Event */

629 typedef struct _MPI2_EVENT_DATA_POWER_PERF_CHANGE
630 {
631     U8           CurrentPowerMode;      /* 0x00 */
632     U8           PreviousPowerMode;     /* 0x01 */
633     U16          Reserved1;             /* 0x02 */
634 } MPI2_EVENT_DATA_POWER_PERF_CHANGE,
635 MPI2_POINTER PTR_MPI2_EVENT_DATA_POWER_PERF_CHANGE,
636 Mpi2EventDataPowerPerfChange_t, MPI2_POINTER pMpi2EventDataPowerPerfChange_t;

638 /* defines for CurrentPowerMode and PreviousPowerMode fields */
639 #define MPI2_EVENT_PM_INIT_MASK (0xC0)
640 #define MPI2_EVENT_PM_INIT_UNAVAILABLE (0x00)
641 #define MPI2_EVENT_PM_INIT_HOST (0x40)
642 #define MPI2_EVENT_PM_INIT_IO_UNIT (0x80)
643 #define MPI2_EVENT_PM_INIT_PCIE_DPA (0xC0)

645 #define MPI2_EVENT_PM_MODE_MASK (0x07)
646 #define MPI2_EVENT_PM_MODE_UNAVAILABLE (0x00)
647 #define MPI2_EVENT_PM_MODE_UNKNOWN (0x01)
648 #define MPI2_EVENT_PM_MODE_FULL_POWER (0x04)
649 #define MPI2_EVENT_PM_MODE_REduced_POWER (0x05)
650 #define MPI2_EVENT_PM_MODE_STANDBY (0x06)

```

```

653 /* Hard Reset Received Event data */

655 typedef struct _MPI2_EVENT_DATA_HARD_RESET_RECEIVED
656 {
657     U8           Reserved1;             /* 0x00 */
658     U8           Port;                  /* 0x01 */
659     U16          Reserved2;             /* 0x02 */
660 } MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
661 MPI2_POINTER PTR_MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
662 Mpi2EventDataHardResetReceived_t,
663 MPI2_POINTER pMpi2EventDataHardResetReceived_t;

666 /* Task Set Full Event data */
667 /* this event is obsolete */

669 typedef struct _MPI2_EVENT_DATA_TASK_SET_FULL
670 {
671     U16          DevHandle;              /* 0x00 */
672     U16          CurrentDepth;           /* 0x02 */
673 } MPI2_EVENT_DATA_TASK_SET_FULL, MPI2_POINTER PTR_MPI2_EVENT_DATA_TASK_SET_FULL,
674 Mpi2EventDataTaskSetFull_t, MPI2_POINTER pMpi2EventDataTaskSetFull_t;

677 /* SAS Device Status Change Event data */

679 typedef struct _MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE
680 {
681     U16          TaskTag;                /* 0x00 */
682     U8           ReasonCode;             /* 0x02 */
683     U8           PhysicalPort;           /* 0x03 */
684     U8           Reserved1;              /* 0x04 */
685     U8           ASC;                    /* 0x05 */
686     U16          DevHandle;              /* 0x06 */
687     U32          Reserved2;              /* 0x08 */
688     U64          SASAddress;             /* 0x0C */
689     U8           LUN[8];                 /* 0x14 */
690 } MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
691 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
692 Mpi2EventDataSasDeviceStatusChange_t,
693 MPI2_POINTER pMpi2EventDataSasDeviceStatusChange_t;

695 /* SAS Device Status Change Event data ReasonCode values */
696 #define MPI2_EVENT_SAS_DEV_STAT_RC_SMART_DATA (0x05)
697 #define MPI2_EVENT_SAS_DEV_STAT_RC_UNSUPPORTED (0x07)
698 #define MPI2_EVENT_SAS_DEV_STAT_RC_INTERNAL_DEVICE_RESET (0x08)
699 #define MPI2_EVENT_SAS_DEV_STAT_RC_TASK_ABORT_INTERNAL (0x09)
700 #define MPI2_EVENT_SAS_DEV_STAT_RC_ABORT_TASK_SET_INTERNAL (0x0A)
701 #define MPI2_EVENT_SAS_DEV_STAT_RC_CLEAR_TASK_SET_INTERNAL (0x0B)
702 #define MPI2_EVENT_SAS_DEV_STAT_RC_QUERY_TASK_INTERNAL (0x0C)
703 #define MPI2_EVENT_SAS_DEV_STAT_RC_ASYNC_NOTIFICATION (0x0D)
704 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_INTERNAL_DEV_RESET (0x0E)
705 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_TASK_ABORT_INTERNAL (0x0F)
706 #define MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE (0x10)
707 #define MPI2_EVENT_SAS_DEV_STAT_RC_EXPANDER_REDUCED_FUNCTIONALITY (0x11)
708 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_EXPANDER_REDUCED_FUNCTIONALITY (0x12)

711 /* Integrated RAID Operation Status Event data */

713 typedef struct _MPI2_EVENT_DATA_IR_OPERATION_STATUS
714 {
715     U16          VolDevHandle;           /* 0x00 */

```

```
716 U16 Reserved1; /* 0x02 */
717 U8 RAIDOperation; /* 0x04 */
718 U8 PercentComplete; /* 0x05 */
719 U16 Reserved2; /* 0x06 */
720 U32 ElapsedSeconds; /* 0x08 */
598 U32 Resereved3; /* 0x08 */
721 } MPI2_EVENT_DATA_IR_OPERATION_STATUS,
```

```
unchanged_portion_omitted
882 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,
883 Mpi2EventDataSasBroadcastPrimitive_t,
884 MPI2_POINTER pMpi2EventDataSasBroadcastPrimitive_t;
```

```
886 /* defines for the Primitive field */
887 #define MPI2_EVENT_PRIMITIVE_CHANGE (0x01)
888 #define MPI2_EVENT_PRIMITIVE_SES (0x02)
889 #define MPI2_EVENT_PRIMITIVE_EXPANDER (0x03)
890 #define MPI2_EVENT_PRIMITIVE_ASYNCHRONOUS_EVENT (0x04)
891 #define MPI2_EVENT_PRIMITIVE_RESERVED3 (0x05)
892 #define MPI2_EVENT_PRIMITIVE_RESERVED4 (0x06)
893 #define MPI2_EVENT_PRIMITIVE_CHANGE0_RESERVED (0x07)
894 #define MPI2_EVENT_PRIMITIVE_CHANGE1_RESERVED (0x08)
```

897 /* SAS Notify Primitive Event data */

```
899 typedef struct _MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE
900 {
901 U8 PhyNum; /* 0x00 */
902 U8 Port; /* 0x01 */
903 U8 Reserved1; /* 0x02 */
904 U8 Primitive; /* 0x03 */
905 } MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
906 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
907 Mpi2EventDataSasNotifyPrimitive_t,
908 MPI2_POINTER pMpi2EventDataSasNotifyPrimitive_t;
```

```
910 /* defines for the Primitive field */
911 #define MPI2_EVENT_NOTIFY_ENABLE_SPINUP (0x01)
912 #define MPI2_EVENT_NOTIFY_POWER_LOSS_EXPECTED (0x02)
913 #define MPI2_EVENT_NOTIFY_RESERVED1 (0x03)
914 #define MPI2_EVENT_NOTIFY_RESERVED2 (0x04)
```

917 /* SAS Initiator Device Status Change Event data */

```
919 typedef struct _MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE
920 {
921 U8 ReasonCode; /* 0x00 */
922 U8 PhysicalPort; /* 0x01 */
923 U16 DevHandle; /* 0x02 */
924 U64 SASAddress; /* 0x04 */
925 } MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,
```

```
unchanged_portion_omitted
979 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,
980 Mpi2EventDataSasTopologyChangeList_t,
981 MPI2_POINTER pMpi2EventDataSasTopologyChangeList_t;
```

```
983 /* values for the ExpStatus field */
984 #define MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER (0x00)
985 #define MPI2_EVENT_SAS_TOPO_ES_ADDED (0x01)
986 #define MPI2_EVENT_SAS_TOPO_ES_NOT_RESPONDING (0x02)
987 #define MPI2_EVENT_SAS_TOPO_ES_RESPONDING (0x03)
988 #define MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING (0x04)
```

```
990 /* defines for the LinkRate field */
991 #define MPI2_EVENT_SAS_TOPO_LR_CURRENT_MASK (0xF0)
```

```
992 #define MPI2_EVENT_SAS_TOPO_LR_CURRENT_SHIFT (4)
993 #define MPI2_EVENT_SAS_TOPO_LR_PREV_MASK (0x0F)
994 #define MPI2_EVENT_SAS_TOPO_LR_PREV_SHIFT (0)
```

```
996 #define MPI2_EVENT_SAS_TOPO_LR_UNKNOWN_LINK_RATE (0x00)
997 #define MPI2_EVENT_SAS_TOPO_LR_PHY_DISABLED (0x01)
998 #define MPI2_EVENT_SAS_TOPO_LR_NEGOTIATION_FAILED (0x02)
999 #define MPI2_EVENT_SAS_TOPO_LR_SATA_OOB_COMPLETE (0x03)
1000 #define MPI2_EVENT_SAS_TOPO_LR_PORT_SELECTOR (0x04)
1001 #define MPI2_EVENT_SAS_TOPO_LR_SMP_RESET_IN_PROGRESS (0x05)
1002 #define MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY (0x06)
1003 #define MPI2_EVENT_SAS_TOPO_LR_RATE_1_5 (0x08)
1004 #define MPI2_EVENT_SAS_TOPO_LR_RATE_3_0 (0x09)
1005 #define MPI2_EVENT_SAS_TOPO_LR_RATE_6_0 (0x0A)
1006 #define MPI25_EVENT_SAS_TOPO_LR_RATE_12_0 (0x0B)
```

```
1008 /* values for the PhyStatus field */
1009 #define MPI2_EVENT_SAS_TOPO_PHYSTATUS_VACANT (0x80)
1010 #define MPI2_EVENT_SAS_TOPO_PS_MULTIPLEX_CHANGE (0x10)
1011 /* values for the PhyStatus ReasonCode sub-field */
1012 #define MPI2_EVENT_SAS_TOPO_RC_MASK (0x0F)
1013 #define MPI2_EVENT_SAS_TOPO_RC_TARG_ADDED (0x01)
1014 #define MPI2_EVENT_SAS_TOPO_RC_TARG_NOT_RESPONDING (0x02)
1015 #define MPI2_EVENT_SAS_TOPO_RC_PHY_CHANGED (0x03)
1016 #define MPI2_EVENT_SAS_TOPO_RC_NO_CHANGE (0x04)
1017 #define MPI2_EVENT_SAS_TOPO_RC_DELAY_NOT_RESPONDING (0x05)
```

1020 /* SAS Enclosure Device Status Change Event data */

```
1022 typedef struct _MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE
1023 {
1024 U16 EnclosureHandle; /* 0x00 */
1025 U8 ReasonCode; /* 0x02 */
1026 U8 PhysicalPort; /* 0x03 */
1027 U64 EnclosureLogicalID; /* 0x04 */
1028 U16 NumSlots; /* 0x0C */
1029 U16 StartSlot; /* 0x0E */
1030 U32 PhyBits; /* 0x10 */
1031 } MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,
```

```
unchanged_portion_omitted
1059 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_PHY_COUNTER,
1060 Mpi2EventDataSasPhyCounter_t, MPI2_POINTER pMpi2EventDataSasPhyCounter_t;
```

1062 /* use MPI2_SASPHY3_EVENT_CODE_ values from mpi2_cnfg.h for the PhyEventCode fie

1064 /* use MPI2_SASPHY3_COUNTER_TYPE_ values from mpi2_cnfg.h for the CounterType fi

1066 /* use MPI2_SASPHY3_TIME_UNITS_ values from mpi2_cnfg.h for the TimeUnits field

1068 /* use MPI2_SASPHY3_TFLAGS_ values from mpi2_cnfg.h for the ThresholdFlags field

1071 /* SAS Quiesce Event data */

```
1073 typedef struct _MPI2_EVENT_DATA_SAS_QUIESCE
1074 {
1075 U8 ReasonCode; /* 0x00 */
1076 U8 Reserved1; /* 0x01 */
1077 U16 Reserved2; /* 0x02 */
1078 U32 Reserved3; /* 0x04 */
1079 } MPI2_EVENT_DATA_SAS_QUIESCE,
1080 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_QUIESCE,
1081 Mpi2EventDataSasQuiesce_t, MPI2_POINTER pMpi2EventDataSasQuiesce_t;
```

1083 /* SAS Quiesce Event data ReasonCode values */

```

1084 #define MPI2_EVENT_SAS_QUIESCE_RC_STARTED          (0x01)
1085 #define MPI2_EVENT_SAS_QUIESCE_RC_COMPLETED      (0x02)

1088 /* Host Based Discovery Phy Event data */

1090 typedef struct _MPI2_EVENT_HBD_PHY_SAS
1091 {
1092     U8          Flags;                /* 0x00 */
1093     U8          NegotiatedLinkRate;  /* 0x01 */
1094     U8          PhyNum;              /* 0x02 */
1095     U8          PhysicalPort;        /* 0x03 */
1096     U32         Reserved1;           /* 0x04 */
1097     U8          InitialFrame[28];    /* 0x08 */
1098 } MPI2_EVENT_HBD_PHY_SAS, MPI2_POINTER PTR_MPI2_EVENT_HBD_PHY_SAS,
1099   Mpi2EventHbdPhySas_t, MPI2_POINTER pMpi2EventHbdPhySas_t;

1101 /* values for the Flags field */
1102 #define MPI2_EVENT_HBD_SAS_FLAGS_FRAME_VALID      (0x02)
1103 #define MPI2_EVENT_HBD_SAS_FLAGS_SATA_FRAME      (0x01)

1105 /* use MPI2_SAS_NEG_LINK_RATE_ defines from mpi2_cnfg.h for the NegotiatedLinkRa

1107 typedef union _MPI2_EVENT_HBD_DESCRIPTOR
1108 {
1109     MPI2_EVENT_HBD_PHY_SAS      Sas;
1110 } MPI2_EVENT_HBD_DESCRIPTOR, MPI2_POINTER PTR_MPI2_EVENT_HBD_DESCRIPTOR,
1111   Mpi2EventHbdDescriptor_t, MPI2_POINTER pMpi2EventHbdDescriptor_t;

1113 typedef struct _MPI2_EVENT_DATA_HBD_PHY
1114 {
1115     U8          DescriptorType;      /* 0x00 */
1116     U8          Reserved1;           /* 0x01 */
1117     U16         Reserved2;           /* 0x02 */
1118     U32         Reserved3;           /* 0x04 */
1119     MPI2_EVENT_HBD_DESCRIPTOR      Descriptor; /* 0x08 */
1120 } MPI2_EVENT_DATA_HBD_PHY, MPI2_POINTER PTR_MPI2_EVENT_DATA_HBD_PHY,
1121   Mpi2EventDataHbdPhy_t, MPI2_POINTER pMpi2EventDataHbdPhy_t;

1123 /* values for the DescriptorType field */
1124 #define MPI2_EVENT_HBD_DT_SAS        (0x01)

1128 /*****
1129 * EventAck message
1130 *****/

1132 /* EventAck Request message */
1133 typedef struct _MPI2_EVENT_ACK_REQUEST
1134 {
1135     U16         Reserved1;           /* 0x00 */
1136     U8          ChainOffset;        /* 0x02 */
1137     U8          Function;           /* 0x03 */
1138     U16         Reserved2;           /* 0x04 */
1139     U8          Reserved3;           /* 0x06 */
1140     U8          MsgFlags;           /* 0x07 */
1141     U8          VP_ID;              /* 0x08 */
1142     U8          VF_ID;              /* 0x09 */
1143     U16         Reserved4;           /* 0x0A */
1144     U16         Event;              /* 0x0C */
1145     U16         Reserved5;           /* 0x0E */
1146     U32         EventContext;       /* 0x10 */
1147 } MPI2_EVENT_ACK_REQUEST, MPI2_POINTER PTR_MPI2_EVENT_ACK_REQUEST,
   unchanged portion omitted
1167   Mpi2EventAckReply_t, MPI2_POINTER pMpi2EventAckReply_t;

```

```

1170 /*****
1171 * SendHostMessage message
1172 *****/

1174 /* SendHostMessage Request message */
1175 typedef struct _MPI2_SEND_HOST_MESSAGE_REQUEST
1176 {
1177     U16         HostDataLength;     /* 0x00 */
1178     U8          ChainOffset;       /* 0x02 */
1179     U8          Function;          /* 0x03 */
1180     U16         Reserved1;         /* 0x04 */
1181     U8          Reserved2;         /* 0x06 */
1182     U8          MsgFlags;          /* 0x07 */
1183     U8          VP_ID;             /* 0x08 */
1184     U8          VF_ID;             /* 0x09 */
1185     U16         Reserved3;         /* 0x0A */
1186     U8          Reserved4;         /* 0x0C */
1187     U8          DestVF_ID;        /* 0x0D */
1188     U16         Reserved5;         /* 0x0E */
1189     U32         Reserved6;         /* 0x10 */
1190     U32         Reserved7;         /* 0x14 */
1191     U32         Reserved8;         /* 0x18 */
1192     U32         Reserved9;         /* 0x1C */
1193     U32         Reserved10;        /* 0x20 */
1194     U32         HostData[1];      /* 0x24 */
1195 } MPI2_SEND_HOST_MESSAGE_REQUEST,
1196   MPI2_POINTER PTR_MPI2_SEND_HOST_MESSAGE_REQUEST,
1197   Mpi2SendHostMessageRequest_t, MPI2_POINTER pMpi2SendHostMessageRequest_t;

1200 /* SendHostMessage Reply message */
1201 typedef struct _MPI2_SEND_HOST_MESSAGE_REPLY
1202 {
1203     U16         HostDataLength;     /* 0x00 */
1204     U8          MsgLength;          /* 0x02 */
1205     U8          Function;          /* 0x03 */
1206     U16         Reserved1;         /* 0x04 */
1207     U8          Reserved2;         /* 0x06 */
1208     U8          MsgFlags;          /* 0x07 */
1209     U8          VP_ID;             /* 0x08 */
1210     U8          VF_ID;             /* 0x09 */
1211     U16         Reserved3;         /* 0x0A */
1212     U16         Reserved4;         /* 0x0C */
1213     U16         IOCStatus;         /* 0x0E */
1214     U32         IOCLogInfo;        /* 0x10 */
1215 } MPI2_SEND_HOST_MESSAGE_REPLY, MPI2_POINTER PTR_MPI2_SEND_HOST_MESSAGE_REPLY,
1216   Mpi2SendHostMessageReply_t, MPI2_POINTER pMpi2SendHostMessageReply_t;

1219 /*****
1220 * FWDownload message
1221 *****/

1223 /* MPI v2.0 FWDownload Request message */
1224 /* FWDownload Request message */
1224 typedef struct _MPI2_FW_DOWNLOAD_REQUEST
1225 {
1226     U8          ImageType;          /* 0x00 */
1227     U8          Reserved1;          /* 0x01 */
1228     U8          ChainOffset;       /* 0x02 */
1229     U8          Function;          /* 0x03 */
1230     U16         Reserved2;         /* 0x04 */
1231     U8          Reserved3;         /* 0x06 */
1232     U8          MsgFlags;          /* 0x07 */

```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h 15

```
1233 U8 VP_ID; /* 0x08 */
1234 U8 VF_ID; /* 0x09 */
1235 U16 Reserved4; /* 0x0A */
1236 U32 TotalImageSize; /* 0x0C */
1237 U32 Reserved5; /* 0x10 */
1238 MPI2_MPI_SGE_UNION SGL; /* 0x14 */
1239 } MPI2_FW_DOWNLOAD_REQUEST, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_REQUEST,
1240 Mpi2FWDownloadRequest, MPI2_POINTER pMpi2FWDownloadRequest;

1242 #define MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT (0x01)

1244 #define MPI2_FW_DOWNLOAD_ITYPE_FW (0x01)
1245 #define MPI2_FW_DOWNLOAD_ITYPE_BIOS (0x02)
1246 #define MPI2_FW_DOWNLOAD_ITYPE_MANUFACTURING (0x06)
1247 #define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_1 (0x07)
1248 #define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_2 (0x08)
1249 #define MPI2_FW_DOWNLOAD_ITYPE_MEGARAID (0x09)
1250 #define MPI2_FW_DOWNLOAD_ITYPE_COMPLETE (0x0A)
1251 #define MPI2_FW_DOWNLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)
1252 #define MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY (0x0C) /* MPI v2.5 and newer
1253 #define MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC (0xF0)

1255 /* MPI v2.0 FWDownload TransactionContext Element */
1001 /* FWDownload TransactionContext Element */
1256 typedef struct _MPI2_FW_DOWNLOAD_TCSGE
1257 {
1258 U8 Reserved1; /* 0x00 */
1259 U8 ContextSize; /* 0x01 */
1260 U8 DetailsLength; /* 0x02 */
1261 U8 Flags; /* 0x03 */
1262 U32 Reserved2; /* 0x04 */
1263 U32 ImageOffset; /* 0x08 */
1264 U32 ImageSize; /* 0x0C */
1265 } MPI2_FW_DOWNLOAD_TCSGE, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_TCSGE,
1266 Mpi2FWDownloadTCSGE_t, MPI2_POINTER pMpi2FWDownloadTCSGE_t;

1269 /* MPI v2.5 FWDownload Request message */
1270 typedef struct _MPI25_FW_DOWNLOAD_REQUEST
1271 {
1272 U8 ImageType; /* 0x00 */
1273 U8 Reserved1; /* 0x01 */
1274 U8 ChainOffset; /* 0x02 */
1275 U8 Function; /* 0x03 */
1276 U16 Reserved2; /* 0x04 */
1277 U8 Reserved3; /* 0x06 */
1278 U8 MsgFlags; /* 0x07 */
1279 U8 VP_ID; /* 0x08 */
1280 U8 VF_ID; /* 0x09 */
1281 U16 Reserved4; /* 0x0A */
1282 U32 TotalImageSize; /* 0x0C */
1283 U32 Reserved5; /* 0x10 */
1284 U32 Reserved6; /* 0x14 */
1285 U32 ImageOffset; /* 0x18 */
1286 U32 ImageSize; /* 0x1C */
1287 MPI25_SGE_IO_UNION SGL; /* 0x20 */
1288 } MPI25_FW_DOWNLOAD_REQUEST, MPI2_POINTER PTR_MPI25_FW_DOWNLOAD_REQUEST,
1289 Mpi25FWDownloadRequest, MPI2_POINTER pMpi25FWDownloadRequest;

1292 /* FWDownload Reply message */
1293 typedef struct _MPI2_FW_DOWNLOAD_REPLY
1294 {
1295 U8 ImageType; /* 0x00 */
1296 U8 Reserved1; /* 0x01 */
1297 U8 MsgLength; /* 0x02 */
```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h 16

```
1298 U8 Function; /* 0x03 */
1299 U16 Reserved2; /* 0x04 */
1300 U8 Reserved3; /* 0x06 */
1301 U8 MsgFlags; /* 0x07 */
1302 U8 VP_ID; /* 0x08 */
1303 U8 VF_ID; /* 0x09 */
1304 U16 Reserved4; /* 0x0A */
1305 U16 Reserved5; /* 0x0C */
1306 U16 IOCStatus; /* 0x0E */
1307 U32 IOCLogInfo; /* 0x10 */
1308 } MPI2_FW_DOWNLOAD_REPLY, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_REPLY,
1309 Mpi2FWDownloadReply_t, MPI2_POINTER pMpi2FWDownloadReply_t;

1312 /*****
1313 * FWUpload message
1314 *****/

1316 /* MPI v2.0 FWUpload Request message */
1038 /* FWUpload Request message */
1317 typedef struct _MPI2_FW_UPLOAD_REQUEST
1318 {
1319 U8 ImageType; /* 0x00 */
1320 U8 Reserved1; /* 0x01 */
1321 U8 ChainOffset; /* 0x02 */
1322 U8 Function; /* 0x03 */
1323 U16 Reserved2; /* 0x04 */
1324 U8 Reserved3; /* 0x06 */
1325 U8 MsgFlags; /* 0x07 */
1326 U8 VP_ID; /* 0x08 */
1327 U8 VF_ID; /* 0x09 */
1328 U16 Reserved4; /* 0x0A */
1329 U32 Reserved5; /* 0x0C */
1330 U32 Reserved6; /* 0x10 */
1331 MPI2_MPI_SGE_UNION SGL; /* 0x14 */
1332 } MPI2_FW_UPLOAD_REQUEST, MPI2_POINTER PTR_MPI2_FW_UPLOAD_REQUEST,
1333 Mpi2FWUploadRequest_t, MPI2_POINTER pMpi2FWUploadRequest_t;

1335 #define MPI2_FW_UPLOAD_ITYPE_FW_CURRENT (0x00)
1336 #define MPI2_FW_UPLOAD_ITYPE_FW_FLASH (0x01)
1337 #define MPI2_FW_UPLOAD_ITYPE_BIOS_FLASH (0x02)
1338 #define MPI2_FW_UPLOAD_ITYPE_FW_BACKUP (0x05)
1339 #define MPI2_FW_UPLOAD_ITYPE_MANUFACTURING (0x06)
1340 #define MPI2_FW_UPLOAD_ITYPE_CONFIG_1 (0x07)
1341 #define MPI2_FW_UPLOAD_ITYPE_CONFIG_2 (0x08)
1342 #define MPI2_FW_UPLOAD_ITYPE_MEGARAID (0x09)
1343 #define MPI2_FW_UPLOAD_ITYPE_COMPLETE (0x0A)
1344 #define MPI2_FW_UPLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)

1346 /* MPI v2.0 FWUpload TransactionContext Element */
1347 typedef struct _MPI2_FW_UPLOAD_TCSGE
1348 {
1349 U8 Reserved1; /* 0x00 */
1350 U8 ContextSize; /* 0x01 */
1351 U8 DetailsLength; /* 0x02 */
1352 U8 Flags; /* 0x03 */
1353 U32 Reserved2; /* 0x04 */
1354 U32 ImageOffset; /* 0x08 */
1355 U32 ImageSize; /* 0x0C */
1356 } MPI2_FW_UPLOAD_TCSGE, MPI2_POINTER PTR_MPI2_FW_UPLOAD_TCSGE,
1357 Mpi2FWUploadTCSGE_t, MPI2_POINTER pMpi2FWUploadTCSGE_t;

1360 /* MPI v2.5 FWUpload Request message */
1361 typedef struct _MPI25_FW_UPLOAD_REQUEST
1362 {
```

```

1363     U8           ImageType;           /* 0x00 */
1364     U8           Reserved1;          /* 0x01 */
1365     U8           ChainOffset;        /* 0x02 */
1366     U8           Function;           /* 0x03 */
1367     U16          Reserved2;          /* 0x04 */
1368     U8           Reserved3;          /* 0x06 */
1369     U8           MsgFlags;           /* 0x07 */
1370     U8           VP_ID;              /* 0x08 */
1371     U8           VF_ID;              /* 0x09 */
1372     U16          Reserved4;          /* 0x0A */
1373     U32          Reserved5;          /* 0x0C */
1374     U32          Reserved6;          /* 0x10 */
1375     U32          Reserved7;          /* 0x14 */
1376     U32          ImageOffset;        /* 0x18 */
1377     U32          ImageSize;          /* 0x1C */
1378     MPI25_SGE_IO_UNION SGL;         /* 0x20 */
1379 } MPI25_FW_UPLOAD_REQUEST, MPI2_POINTER PTR_MPI25_FW_UPLOAD_REQUEST,
1380   Mpi25FWUploadRequest_t, MPI2_POINTER pMpi25FWUploadRequest_t;

```

```

1383 /* FWUpload Reply message */

```

```

1384 typedef struct _MPI2_FW_UPLOAD_REPLY

```

```

1385 {
1386     U8           ImageType;           /* 0x00 */
1387     U8           Reserved1;          /* 0x01 */
1388     U8           MsgLength;          /* 0x02 */
1389     U8           Function;           /* 0x03 */
1390     U16          Reserved2;          /* 0x04 */
1391     U8           Reserved3;          /* 0x06 */
1392     U8           MsgFlags;           /* 0x07 */
1393     U8           VP_ID;              /* 0x08 */
1394     U8           VF_ID;              /* 0x09 */
1395     U16          Reserved4;          /* 0x0A */
1396     U16          Reserved5;          /* 0x0C */
1397     U16          IOCStatus;          /* 0x0E */
1398     U32          IOCLogInfo;         /* 0x10 */
1399     U32          ActualImageSize;    /* 0x14 */

```

```

1400 } MPI2_FW_UPLOAD_REPLY, MPI2_POINTER PTR_MPI2_FW_UPLOAD_REPLY,
    unchanged_portion_omitted

```

```

1453   Mpi2FWImageHeader_t, MPI2_POINTER pMpi2FWImageHeader_t;

```

```

1455 /* Signature field */

```

```

1456 #define MPI2_FW_HEADER_SIGNATURE_OFFSET      (0x00)
1457 #define MPI2_FW_HEADER_SIGNATURE_MASK      (0xFF000000)
1458 #define MPI2_FW_HEADER_SIGNATURE          (0xEA000000)

```

```

1460 /* Signature0 field */

```

```

1461 #define MPI2_FW_HEADER_SIGNATURE0_OFFSET    (0x04)
1462 #define MPI2_FW_HEADER_SIGNATURE0          (0x5AFAA55A)

```

```

1464 /* Signature1 field */

```

```

1465 #define MPI2_FW_HEADER_SIGNATURE1_OFFSET    (0x08)
1466 #define MPI2_FW_HEADER_SIGNATURE1          (0xA55AFAA5)

```

```

1468 /* Signature2 field */

```

```

1469 #define MPI2_FW_HEADER_SIGNATURE2_OFFSET    (0x0C)
1470 #define MPI2_FW_HEADER_SIGNATURE2          (0x5AA55AFA)

```

```

1473 /* defines for using the ProductID field */

```

```

1474 #define MPI2_FW_HEADER_PID_TYPE_MASK      (0xF000)
1475 #define MPI2_FW_HEADER_PID_TYPE_SAS      (0x2000)

1477 #define MPI2_FW_HEADER_PID_PROD_MASK      (0x0F00)
1478 #define MPI2_FW_HEADER_PID_PROD_A        (0x0000)
1479 #define MPI2_FW_HEADER_PID_PROD_TARGET_INITIATOR_SCSI (0x0200)

```

```

1480 #define MPI2_FW_HEADER_PID_PROD_IR_SCSI    (0x0700)

```

```

1483 #define MPI2_FW_HEADER_PID_FAMILY_MASK    (0x00FF)

```

```

1484 /* SAS ProductID Family bits */

```

```

1485 #define MPI2_FW_HEADER_PID_FAMILY_2108_SAS (0x0013)

```

```

1486 #define MPI2_FW_HEADER_PID_FAMILY_2208_SAS (0x0014)

```

```

1487 #define MPI25_FW_HEADER_PID_FAMILY_3108_SAS (0x0021)

```

```

1178 /* SAS */

```

```

1179 #define MPI2_FW_HEADER_PID_FAMILY_2108_SAS (0x0010)

```

```

1180 #define MPI2_FW_HEADER_PID_FAMILY_2208_SAS (0x0011)

```

```

1489 /* use MPI2_IOCFACTS_PROTOCOL_ defines for ProtocolFlags field */

```

```

1491 /* use MPI2_IOCFACTS_CAPABILITY_ defines for IOCCapabilities field */

```

```

1494 #define MPI2_FW_HEADER_IMAGESIZE_OFFSET    (0x2C)

```

```

1495 #define MPI2_FW_HEADER_NEXTIMAGE_OFFSET    (0x30)

```

```

1496 #define MPI2_FW_HEADER_VERNMHWAT_OFFSET    (0x64)

```

```

1498 #define MPI2_FW_HEADER_WHAT_SIGNATURE      (0x29232840)

```

```

1500 #define MPI2_FW_HEADER_SIZE                (0x100)

```

```

1503 /* Extended Image Header */

```

```

1504 typedef struct _MPI2_EXT_IMAGE_HEADER

```

```

1506 {
1507     U8           ImageType;           /* 0x00 */
1508     U8           Reserved1;          /* 0x01 */
1509     U16          Reserved2;          /* 0x02 */
1510     U32          Checksum;           /* 0x04 */
1511     U32          ImageSize;          /* 0x08 */
1512     U32          NextImageHeaderOffset; /* 0x0C */
1513     U32          PackageVersion;     /* 0x10 */
1514     U32          Reserved3;          /* 0x14 */
1515     U32          Reserved4;          /* 0x18 */
1516     U32          Reserved5;          /* 0x1C */
1517     U8           IdentifyString[32]; /* 0x20 */
1518 } MPI2_EXT_IMAGE_HEADER, MPI2_POINTER PTR_MPI2_EXT_IMAGE_HEADER,
1519   Mpi2ExtImageHeader_t, MPI2_POINTER pMpi2ExtImageHeader_t;

```

```

1521 /* useful offsets */

```

```

1522 #define MPI2_EXT_IMAGE_IMAGETYPE_OFFSET    (0x00)

```

```

1523 #define MPI2_EXT_IMAGE_IMAGESIZE_OFFSET    (0x08)

```

```

1524 #define MPI2_EXT_IMAGE_NEXTIMAGE_OFFSET    (0x0C)

```

```

1526 #define MPI2_EXT_IMAGE_HEADER_SIZE        (0x40)

```

```

1528 /* defines for the ImageType field */

```

```

1529 #define MPI2_EXT_IMAGE_TYPE_UNSPECIFIED    (0x00)

```

```

1530 #define MPI2_EXT_IMAGE_TYPE_FW             (0x01)

```

```

1531 #define MPI2_EXT_IMAGE_TYPE_NVDATA        (0x03)

```

```

1532 #define MPI2_EXT_IMAGE_TYPE_BOOTLOADER    (0x04)

```

```

1533 #define MPI2_EXT_IMAGE_TYPE_INITIALIZATION (0x05)

```

```

1534 #define MPI2_EXT_IMAGE_TYPE_FLASH_LAYOUT  (0x06)

```

```

1535 #define MPI2_EXT_IMAGE_TYPE_SUPPORTED_DEVICES (0x07)

```

```

1536 #define MPI2_EXT_IMAGE_TYPE_MEGARAID      (0x08)

```

```

1537 #define MPI2_EXT_IMAGE_TYPE_ENCRYPTED_HASH (0x09) /* MPI v2.5 and newer

```

```

1538 #define MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC (0x80)

```

```

1539 #define MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC (0xFF)

```

```

1541 #define MPI2_EXT_IMAGE_TYPE_MAX (MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC) /* d

```

```

1231 #define MPI2_EXT_IMAGE_TYPE_MAX              (MPI2_EXT_IMAGE_TYPE_MEGARAID)

```

```

1545 /* FLASH Layout Extended Image Data */

1547 /*
1548 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1549 * one and check RegionsPerLayout at runtime.
1550 */
1551 #ifndef MPI2_FLASH_NUMBER_OF_REGIONS
1552 #define MPI2_FLASH_NUMBER_OF_REGIONS      (1)
1553 #endif

1555 /*
1556 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1557 * one and check NumberOfLayouts at runtime.
1558 */
1559 #ifndef MPI2_FLASH_NUMBER_OF_LAYOUTS
1560 #define MPI2_FLASH_NUMBER_OF_LAYOUTS      (1)
1561 #endif

1563 typedef struct _MPI2_FLASH_REGION
1564 {
1565     U8           RegionType;           /* 0x00 */
1566     U8           Reserved1;           /* 0x01 */
1567     U16          Reserved2;           /* 0x02 */
1568     U32          RegionOffset;        /* 0x04 */
1569     U32          RegionSize;          /* 0x08 */
1570     U32          Reserved3;           /* 0x0C */
1571 } MPI2_FLASH_REGION, MPI2_POINTER PTR_MPI2_FLASH_REGION,
    unchanged portion omitted
1666     Mpi2InitImageFooter_t, MPI2_POINTER pMpi2InitImageFooter_t;

1668 /* defines for the BootFlags field */
1669 #define MPI2_INIT_IMAGE_BOOTFLAGS_OFFSET      (0x00)

1671 /* defines for the ImageSize field */
1672 #define MPI2_INIT_IMAGE_IMAGESIZE_OFFSET      (0x04)

1674 /* defines for the Signature0 field */
1675 #define MPI2_INIT_IMAGE_SIGNATURE0_OFFSET     (0x08)
1676 #define MPI2_INIT_IMAGE_SIGNATURE0          (0x5AA55AEA)

1678 /* defines for the Signature1 field */
1679 #define MPI2_INIT_IMAGE_SIGNATURE1_OFFSET     (0x0C)
1680 #define MPI2_INIT_IMAGE_SIGNATURE1          (0xA55AEA5A)

1682 /* defines for the Signature2 field */
1683 #define MPI2_INIT_IMAGE_SIGNATURE2_OFFSET     (0x10)
1684 #define MPI2_INIT_IMAGE_SIGNATURE2          (0x5AEAA55A)

1686 /* Signature fields as individual bytes */
1687 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_0      (0xEA)
1688 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_1      (0x5A)
1689 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_2      (0xA5)
1690 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_3      (0x5A)

1692 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_4      (0xA5)
1693 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_5      (0xEA)
1694 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_6      (0x5A)
1695 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_7      (0xA5)

1697 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_8      (0x5A)
1698 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_9      (0xA5)
1699 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_A      (0xEA)
1700 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_B      (0x5A)

```

```

1702 /* defines for the ResetVector field */
1703 #define MPI2_INIT_IMAGE_RESETVECTOR_OFFSET    (0x14)

1706 /* Encrypted Hash Extended Image Data */

1708 typedef struct _MPI25_ENCRYPTED_HASH_ENTRY
1709 {
1710     U8           HashImageType;       /* 0x00 */
1711     U8           HashAlgorithm;       /* 0x01 */
1712     U8           EncryptionAlgorithm; /* 0x02 */
1713     U8           Reserved1;           /* 0x03 */
1714     U32          Reserved2;           /* 0x04 */
1715     U32          EncryptedHash[1];    /* 0x08 */ /* variable length */
1716 } MPI25_ENCRYPTED_HASH_ENTRY, MPI2_POINTER PTR_MPI25_ENCRYPTED_HASH_ENTRY,
1717     Mpi25EncryptedHashEntry_t, MPI2_POINTER pMpi25EncryptedHashEntry_t;

1719 /* values for HashImageType */
1720 #define MPI25_HASH_IMAGE_TYPE_UNUSED          (0x00)
1721 #define MPI25_HASH_IMAGE_TYPE_FIRMWARE       (0x01)
1722 #define MPI25_HASH_IMAGE_TYPE_BIOS           (0x02)

1724 /* values for HashAlgorithm */
1725 #define MPI25_HASH_ALGORITHM_UNUSED          (0x00)
1726 #define MPI25_HASH_ALGORITHM_SHA256         (0x01)

1728 /* values for EncryptionAlgorithm */
1729 #define MPI25_ENCRYPTION_ALG_UNUSED          (0x00)
1730 #define MPI25_ENCRYPTION_ALG_RSA256         (0x01)

1732 typedef struct _MPI25_ENCRYPTED_HASH_DATA
1733 {
1734     U8           ImageVersion;        /* 0x00 */
1735     U8           NumHash;             /* 0x01 */
1736     U16          Reserved1;           /* 0x02 */
1737     U32          Reserved2;           /* 0x04 */
1738     MPI25_ENCRYPTED_HASH_ENTRY         EncryptedHashEntry[1]; /* 0x08 */ /* variab
1739 } MPI25_ENCRYPTED_HASH_DATA, MPI2_POINTER PTR_MPI25_ENCRYPTED_HASH_DATA,
1740     Mpi25EncryptedHashData_t, MPI2_POINTER pMpi25EncryptedHashData_t;

1742 /*****
1743 * PowerManagementControl message
1744 *****/

1746 /* PowerManagementControl Request message */
1747 typedef struct _MPI2_PWR_MGMT_CONTROL_REQUEST
1748 {
1749     U8           Feature;             /* 0x00 */
1750     U8           Reserved1;           /* 0x01 */
1751     U8           ChainOffset;         /* 0x02 */
1752     U8           Function;            /* 0x03 */
1753     U16          Reserved2;           /* 0x04 */
1754     U8           Reserved3;           /* 0x06 */
1755     U8           MsgFlags;            /* 0x07 */
1756     U8           VP_ID;               /* 0x08 */
1757     U8           VF_ID;               /* 0x09 */
1758     U16          Reserved4;           /* 0x0A */
1759     U8           Parameter1;          /* 0x0C */
1760     U8           Parameter2;          /* 0x0D */
1761     U8           Parameter3;          /* 0x0E */
1762     U8           Parameter4;          /* 0x0F */
1763     U32          Reserved5;           /* 0x10 */
1764     U32          Reserved6;           /* 0x14 */
1765 } MPI2_PWR_MGMT_CONTROL_REQUEST, MPI2_POINTER PTR_MPI2_PWR_MGMT_CONTROL_REQUEST,
1766     Mpi2PwrMgmtControlRequest_t, MPI2_POINTER pMpi2PwrMgmtControlRequest_t;

```

```

1768 /* defines for the Feature field */
1769 #define MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND (0x01)
1770 #define MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION (0x02)
1771 #define MPI2_PM_CONTROL_FEATURE_PCIE_LINK (0x03) /* obsolete */
1772 #define MPI2_PM_CONTROL_FEATURE_IOC_SPEED (0x04)
1773 #define MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE (0x05) /* reserved in MP
1774 #define MPI2_PM_CONTROL_FEATURE_MIN_PRODUCT_SPECIFIC (0x80)
1775 #define MPI2_PM_CONTROL_FEATURE_MAX_PRODUCT_SPECIFIC (0xFF)

1777 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND Feature */
1778 /* Parameter1 contains a PHY number */
1779 /* Parameter2 indicates power condition action using these defines */
1780 #define MPI2_PM_CONTROL_PARAM2_PARTIAL (0x01)
1781 #define MPI2_PM_CONTROL_PARAM2_SLUMBER (0x02)
1782 #define MPI2_PM_CONTROL_PARAM2_EXIT_PWR_MGMT (0x03)
1783 /* Parameter3 and Parameter4 are reserved */

1785 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION Feature
1786 /* Parameter1 contains SAS port width modulation group number */
1787 /* Parameter2 indicates IOC action using these defines */
1788 #define MPI2_PM_CONTROL_PARAM2_REQUEST_OWNERSHIP (0x01)
1789 #define MPI2_PM_CONTROL_PARAM2_CHANGE_MODULATION (0x02)
1790 #define MPI2_PM_CONTROL_PARAM2_RELINQUISH_OWNERSHIP (0x03)
1791 /* Parameter3 indicates desired modulation level using these defines */
1792 #define MPI2_PM_CONTROL_PARAM3_25_PERCENT (0x00)
1793 #define MPI2_PM_CONTROL_PARAM3_50_PERCENT (0x01)
1794 #define MPI2_PM_CONTROL_PARAM3_75_PERCENT (0x02)
1795 #define MPI2_PM_CONTROL_PARAM3_100_PERCENT (0x03)
1796 /* Parameter4 is reserved */

1798 /* this next set (_PCIE_LINK) is obsolete */
1799 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_PCIE_LINK Feature */
1800 /* Parameter1 indicates desired PCIe link speed using these defines */
1801 #define MPI2_PM_CONTROL_PARAM1_PCIE_2_5_GBPS (0x00) /* obsolete */
1802 #define MPI2_PM_CONTROL_PARAM1_PCIE_5_0_GBPS (0x01) /* obsolete */
1803 #define MPI2_PM_CONTROL_PARAM1_PCIE_8_0_GBPS (0x02) /* obsolete */
1804 /* Parameter2 indicates desired PCIe link width using these defines */
1805 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X1 (0x01) /* obsolete */
1806 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X2 (0x02) /* obsolete */
1807 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X4 (0x04) /* obsolete */
1808 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X8 (0x08) /* obsolete */
1809 /* Parameter3 and Parameter4 are reserved */

1811 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_IOC_SPEED Feature */
1812 /* Parameter1 indicates desired IOC hardware clock speed using these defines */
1813 #define MPI2_PM_CONTROL_PARAM1_FULL_IOC_SPEED (0x01)
1814 #define MPI2_PM_CONTROL_PARAM1_HALF_IOC_SPEED (0x02)
1815 #define MPI2_PM_CONTROL_PARAM1_QUARTER_IOC_SPEED (0x04)
1816 #define MPI2_PM_CONTROL_PARAM1_EIGHTH_IOC_SPEED (0x08)
1817 /* Parameter2, Parameter3, and Parameter4 are reserved */

1819 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE Feature
1820 /* Parameter1 indicates host action regarding global power management mode */
1821 #define MPI2_PM_CONTROL_PARAM1_TAKE_CONTROL (0x01)
1822 #define MPI2_PM_CONTROL_PARAM1_CHANGE_GLOBAL_MODE (0x02)
1823 #define MPI2_PM_CONTROL_PARAM1_RELEASE_CONTROL (0x03)
1824 /* Parameter2 indicates the requested global power management mode */
1825 #define MPI2_PM_CONTROL_PARAM2_FULL_PWR_PERF (0x01)
1826 #define MPI2_PM_CONTROL_PARAM2_REDUCED_PWR_PERF (0x08)
1827 #define MPI2_PM_CONTROL_PARAM2_STANDBY (0x40)
1828 /* Parameter3 and Parameter4 are reserved */

1831 /* PowerManagementControl Reply message */
1832 typedef struct _MPI2_PWR_MGMT_CONTROL_REPLY

```

```

1833 {
1834     U8 Feature; /* 0x00 */
1835     U8 Reserved1; /* 0x01 */
1836     U8 MsgLength; /* 0x02 */
1837     U8 Function; /* 0x03 */
1838     U16 Reserved2; /* 0x04 */
1839     U8 Reserved3; /* 0x06 */
1840     U8 MsgFlags; /* 0x07 */
1841     U8 VP_ID; /* 0x08 */
1842     U8 VF_ID; /* 0x09 */
1843     U16 Reserved4; /* 0x0A */
1844     U16 Reserved5; /* 0x0C */
1845     U16 IOCStatus; /* 0x0E */
1846     U32 IOCLogInfo; /* 0x10 */
1847 } MPI2_PWR_MGMT_CONTROL_REPLY, MPI2_POINTER PTR_MPI2_PWR_MGMT_CONTROL_REPLY,
1848 Mpi2PwrMgmtControlReply_t, MPI2_POINTER pMpi2PwrMgmtControlReply_t;

1851 #endif

```

5332 Tue Jun 17 10:46:19 2014

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ra.h
NEX-1888 upstream

```

1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
29
30 /*
31  * Copyright (c) 2009 LSI Corporation.
32  *
33  *
34  * Name: mpi2_ra.h
35  * Title: MPI RAID Accelerator messages and structures
36  * Creation Date: April 13, 2009
37  *
38  * mpi2_ra.h Version: 02.00.00
39  *
40  * Version History
41  * -----
42  *
43  * Date      Version  Description
44  * -----
45  * 05-06-09  02.00.00  Initial version.
46  * -----
47  */
48
49 #ifndef MPI2_RA_H
50 #define MPI2_RA_H
51
52 /* generic structure for RAID Accelerator Control Block */
53 typedef struct _MPI2_RAID_ACCELERATOR_CONTROL_BLOCK
54 {
55     U32      Reserved[8];          /* 0x00 */
56     U32      RaidAcceleratorCDB[1]; /* 0x20 */
57 } MPI2_RAID_ACCELERATOR_CONTROL_BLOCK,
58 MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_CONTROL_BLOCK,
59 Mpi2RAIDAcceleratorControlBlock_t,
60 MPI2_POINTER pMpi2RAIDAcceleratorControlBlock_t;

```

```

63 /*****
64 *
65 *          RAID Accelerator Messages
66 *
67 *****/
68
69 /* RAID Accelerator Request Message */
70 typedef struct _MPI2_RAID_ACCELERATOR_REQUEST
71 {
72     U16      Reserved0;          /* 0x00 */
73     U8       ChainOffset;       /* 0x02 */
74     U8       Function;          /* 0x03 */
75     U16      Reserved1;         /* 0x04 */
76     U8       Reserved2;         /* 0x06 */
77     U8       MsgFlags;          /* 0x07 */
78     U8       VP_ID;             /* 0x08 */
79     U8       VF_ID;             /* 0x09 */
80     U16      Reserved3;         /* 0x0A */
81     U64      RaidAcceleratorControlBlockAddress; /* 0x0C */
82     U8       DmaEngineNumber;   /* 0x14 */
83     U8       Reserved4;         /* 0x15 */
84     U16      Reserved5;         /* 0x16 */
85     U32      Reserved6;         /* 0x18 */
86     U32      Reserved7;         /* 0x1C */
87     U32      Reserved8;         /* 0x20 */
88 } MPI2_RAID_ACCELERATOR_REQUEST, MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_REQUEST,
89 Mpi2RAIDAcceleratorRequest_t, MPI2_POINTER pMpi2RAIDAcceleratorRequest_t;
90
91
92 /* RAID Accelerator Error Reply Message */
93 typedef struct _MPI2_RAID_ACCELERATOR_REPLY
94 {
95     U16      Reserved0;          /* 0x00 */
96     U8       MsgLength;         /* 0x02 */
97     U8       Function;          /* 0x03 */
98     U16      Reserved1;         /* 0x04 */
99     U8       Reserved2;         /* 0x06 */
100    U8       MsgFlags;          /* 0x07 */
101    U8       VP_ID;             /* 0x08 */
102    U8       VF_ID;             /* 0x09 */
103    U16      Reserved3;         /* 0x0A */
104    U16      Reserved4;         /* 0x0C */
105    U16      IOCStatus;         /* 0x0E */
106    U32      IOCLogInfo;        /* 0x10 */
107    U32      ProductSpecificData[3]; /* 0x14 */
108 } MPI2_RAID_ACCELERATOR_REPLY, MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_REPLY,
109 Mpi2RAIDAcceleratorReply_t, MPI2_POINTER pMpi2RAIDAcceleratorReply_t;
110
111 #endif

```

```

*****
19273 Tue Jun 17 10:46:19 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_raid.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_raid.h
51  * Title: MPI Integrated RAID messages and structures
52  * Creation Date: April 26, 2007
53  */
54  * mpi2_raid.h Version: 02.00.10
55  * mpi2_raid.h Version: 02.00.04
56  */
57  *
58  * Version History
59  * -----
60  *
61  * Date Version Description
62  * -----
63  * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
64  * 08-31-07 02.00.01 Modifications to RAID Action request and reply,
65  * including the Actions and ActionData.
66  * 02-29-08 02.00.02 Added MPI2_RAID_ACTION_ADATA_DISABL_FULL_REBUILD.
67  * 05-21-08 02.00.03 Added MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS so that
68  * the PhysDisk array in MPI2_RAID_VOLUME_CREATION_STRUCT
69  * can be sized by the build environment.
70  * 07-30-09 02.00.04 Added proper define for the Use Default Settings bit of
71  * VolumeCreationFlags and marked the old one as obsolete.
72  * 05-12-10 02.00.05 Added MPI2_RAID_VOL_FLAGS_OP_MDC define.
73  * 08-24-10 02.00.06 Added MPI2_RAID_ACTION_COMPATIBILITY_CHECK along with
74  * related structures and defines.
75  * Added product-specific range to RAID Action values.
76  * 11-18-11 02.00.07 Incorporating additions for MPI v2.5.
77  * 02-06-12 02.00.08 Added MPI2_RAID_ACTION_PHYSDISK_HIDDEN.
78  * 07-26-12 02.00.09 Added ElapsedSeconds field to MPI2_RAID_VOL_INDICATOR.
79  * Added MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID define.
80  * 04-17-13 02.00.10 Added MPI25_RAID_ACTION_ADATA_ALLOW_PI.
81  * -----
82  */
83
84 #ifndef MPI2_RAID_H
85 #define MPI2_RAID_H
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

86 /* use MPI2_RAIDVOL0_SETTING_ defines from mpi2_cnfg.h for MPI2_RAID_ACTION_CHAN

88 /* ActionDataWord defines for use with MPI2_RAID_ACTION_DISABLE_ALL_VOLUMES acti
89 #define MPI2_RAID_ACTION_ADATA_DISABL_FULL_REBUILD (0x00000001)

91 /* ActionDataWord for MPI2_RAID_ACTION_SET_RAID_FUNCTION_RATE Action */
92 typedef struct _MPI2_RAID_ACTION_RATE_DATA
93 {
94     U8          RateToChange;          /* 0x00 */
95     U8          RateOrMode;           /* 0x01 */
96     U16         DataScrubDuration;     /* 0x02 */
97 } MPI2_RAID_ACTION_RATE_DATA, MPI2_POINTER PTR_MPI2_RAID_ACTION_RATE_DATA,
    unchanged portion omitted
196  Mpi2RaidActionRequest_t, MPI2_POINTER pMpi2RaidActionRequest_t;

198 /* RAID Action request Action values */

200 #define MPI2_RAID_ACTION_INDICATOR_STRUCT (0x01)
201 #define MPI2_RAID_ACTION_CREATE_VOLUME (0x02)
202 #define MPI2_RAID_ACTION_DELETE_VOLUME (0x03)
203 #define MPI2_RAID_ACTION_DISABLE_ALL_VOLUMES (0x04)
204 #define MPI2_RAID_ACTION_ENABLE_ALL_VOLUMES (0x05)
205 #define MPI2_RAID_ACTION_PHYSDISK_OFFLINE (0x0A)
206 #define MPI2_RAID_ACTION_PHYSDISK_ONLINE (0x0B)
207 #define MPI2_RAID_ACTION_FAIL_PHYSDISK (0x0F)
208 #define MPI2_RAID_ACTION_ACTIVATE_VOLUME (0x11)
209 #define MPI2_RAID_ACTION_DEVICE_FW_UPDATE_MODE (0x15)
210 #define MPI2_RAID_ACTION_CHANGE_VOL_WRITE_CACHE (0x17)
211 #define MPI2_RAID_ACTION_SET_VOLUME_NAME (0x18)
212 #define MPI2_RAID_ACTION_SET_RAID_FUNCTION_RATE (0x19)
213 #define MPI2_RAID_ACTION_ENABLE_FAILED_VOLUME (0x1C)
214 #define MPI2_RAID_ACTION_CREATE_HOT_SPARE (0x1D)
215 #define MPI2_RAID_ACTION_DELETE_HOT_SPARE (0x1E)
216 #define MPI2_RAID_ACTION_SYSTEM_SHUTDOWN_INITIATED (0x20)
217 #define MPI2_RAID_ACTION_START_RAID_FUNCTION (0x21)
218 #define MPI2_RAID_ACTION_STOP_RAID_FUNCTION (0x22)
219 #define MPI2_RAID_ACTION_COMPATIBILITY_CHECK (0x23)
220 #define MPI2_RAID_ACTION_PHYSDISK_HIDDEN (0x24)
221 #define MPI2_RAID_ACTION_MIN_PRODUCT_SPECIFIC (0x80)
222 #define MPI2_RAID_ACTION_MAX_PRODUCT_SPECIFIC (0xFF)

225 /* RAID Volume Creation Structure */

227 /*
228 * The following define can be customized for the targeted product.
229 */
230 #ifndef MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS
231 #define MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS (1)
232 #endif

234 typedef struct _MPI2_RAID_VOLUME_PHYSDISK
235 {
236     U8          RAIDSetNum;          /* 0x00 */
237     U8          PhysDiskMap;        /* 0x01 */
238     U16         PhysDiskDevHandle;  /* 0x02 */
239 } MPI2_RAID_VOLUME_PHYSDISK, MPI2_POINTER PTR_MPI2_RAID_VOLUME_PHYSDISK,
    unchanged portion omitted
261  MPI2_POINTER PTR_MPI2_RAID_VOLUME_CREATION_STRUCT,
262  Mpi2RaidVolumeCreationStruct_t, MPI2_POINTER pMpi2RaidVolumeCreationStruct_t;

264 /* use MPI2_RAID_VOL_TYPE_ defines from mpi2_cnfg.h for VolumeType */

266 /* defines for the VolumeCreationFlags field */
267 #define MPI2_RAID_VOL_CREATION_DEFAULT_SETTINGS (0x80000000)

```

```

268 #define MPI2_RAID_VOL_CREATION_BACKGROUND_INIT (0x00000004) /* MPI 2.0 only
268 #define MPI2_RAID_VOL_CREATION_BACKGROUND_INIT (0x00000004)
269 #define MPI2_RAID_VOL_CREATION_LOW_LEVEL_INIT (0x00000002)
270 #define MPI2_RAID_VOL_CREATION_MIGRATE_DATA (0x00000001)
271 /* The following is an obsolete define.
272 * It must be shifted left 24 bits in order to set the proper bit.
273 */
274 #define MPI2_RAID_VOL_CREATION_USE_DEFAULT_SETTINGS (0x80)

277 /* RAID Online Capacity Expansion Structure */

279 typedef struct _MPI2_RAID_ONLINE_CAPACITY_EXPANSION
280 {
281     U32          Flags;                /* 0x00 */
282     U16         DevHandle0;           /* 0x04 */
283     U16         Reserved1;           /* 0x06 */
284     U16         DevHandle1;         /* 0x08 */
285     U16         Reserved2;           /* 0x0A */
286 } MPI2_RAID_ONLINE_CAPACITY_EXPANSION,
287 MPI2_POINTER PTR_MPI2_RAID_ONLINE_CAPACITY_EXPANSION,
288 Mpi2RaidOnlineCapacityExpansion_t,
289 MPI2_POINTER pMpi2RaidOnlineCapacityExpansion_t;

292 /* RAID Compatibility Input Structure */

294 typedef struct _MPI2_RAID_COMPATIBILITY_INPUT_STRUCT
295 {
296     U16         SourceDevHandle;      /* 0x00 */
297     U16         CandidateDevHandle;   /* 0x02 */
298     U32         Flags;                /* 0x04 */
299     U32         Reserved1;           /* 0x08 */
300     U32         Reserved2;           /* 0x0C */
301 } MPI2_RAID_COMPATIBILITY_INPUT_STRUCT,
302 MPI2_POINTER PTR_MPI2_RAID_COMPATIBILITY_INPUT_STRUCT,
303 Mpi2RaidCompatibilityInputStruct_t,
304 MPI2_POINTER pMpi2RaidCompatibilityInputStruct_t;

306 /* defines for RAID Compatibility Structure Flags field */
307 #define MPI2_RAID_COMPAT_SOURCE_IS_VOLUME_FLAG (0x00000002)
308 #define MPI2_RAID_COMPAT_REPORT_SOURCE_INFO_FLAG (0x00000001)

311 /* RAID Volume Indicator Structure */

313 typedef struct _MPI2_RAID_VOL_INDICATOR
314 {
315     U64         TotalBlocks;          /* 0x00 */
316     U64         BlocksRemaining;     /* 0x08 */
317     U32         Flags;                /* 0x10 */
318     U32         ElapsedSeconds;      /* 0x14 */
319 } MPI2_RAID_VOL_INDICATOR, MPI2_POINTER PTR_MPI2_RAID_VOL_INDICATOR,
320 Mpi2RaidVolIndicator_t, MPI2_POINTER pMpi2RaidVolIndicator_t;

322 /* defines for RAID Volume Indicator Flags field */
323 #define MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID (0x80000000)

325 #define MPI2_RAID_VOL_FLAGS_OP_MASK (0x0000000F)
326 #define MPI2_RAID_VOL_FLAGS_OP_BACKGROUND_INIT (0x00000000)
327 #define MPI2_RAID_VOL_FLAGS_OP_ONLINE_CAP_EXPANSION (0x00000001)
328 #define MPI2_RAID_VOL_FLAGS_OP_CONSISTENCY_CHECK (0x00000002)
329 #define MPI2_RAID_VOL_FLAGS_OP_RESYNC (0x00000003)
330 #define MPI2_RAID_VOL_FLAGS_OP_MDC (0x00000004)

```

```

333 /* RAID Compatibility Result Structure */
335 typedef struct _MPI2_RAID_COMPATIBILITY_RESULT_STRUCT
336 {
337     U8          State;                /* 0x00 */
338     U8          Reserved1;           /* 0x01 */
339     U16         Reserved2;           /* 0x02 */
340     U32         GenericAttributes;   /* 0x04 */
341     U32         OEMSpecificAttributes; /* 0x08 */
342     U32         Reserved3;           /* 0x0C */
343     U32         Reserved4;           /* 0x10 */
344 } MPI2_RAID_COMPATIBILITY_RESULT_STRUCT,
345 MPI2_POINTER PTR_MPI2_RAID_COMPATIBILITY_RESULT_STRUCT,
346 Mpi2RaidCompatibilityResultStruct_t,
347 MPI2_POINTER pMpi2RaidCompatibilityResultStruct_t;
349 /* defines for RAID Compatibility Result Structure State field */
350 #define MPI2_RAID_COMPAT_STATE_COMPATIBLE (0x00)
351 #define MPI2_RAID_COMPAT_STATE_NOT_COMPATIBLE (0x01)
353 /* defines for RAID Compatibility Result Structure GenericAttributes field */
354 #define MPI2_RAID_COMPAT_GENATTRIB_4K_SECTOR (0x00000010)
356 #define MPI2_RAID_COMPAT_GENATTRIB_MEDIA_MASK (0x0000000C)
357 #define MPI2_RAID_COMPAT_GENATTRIB_SOLID_STATE_DRIVE (0x00000008)
358 #define MPI2_RAID_COMPAT_GENATTRIB_HARD_DISK_DRIVE (0x00000004)
360 #define MPI2_RAID_COMPAT_GENATTRIB_PROTOCOL_MASK (0x00000003)
361 #define MPI2_RAID_COMPAT_GENATTRIB_SAS_PROTOCOL (0x00000002)
362 #define MPI2_RAID_COMPAT_GENATTRIB_SATA_PROTOCOL (0x00000001)
365 /* RAID Action Reply ActionData union */
366 typedef union _MPI2_RAID_ACTION_REPLY_DATA
367 {
368     U32          Word[6];
369     MPI2_RAID_VOL_INDICATOR    Word[5];
370     MPI2_RAID_VOL_INDICATOR    RaidVolumeIndicator;
371     U16          VolDevHandle;
372     U8          VolumeState;
373     U8          PhysDiskNum;
374     MPI2_RAID_COMPATIBILITY_RESULT_STRUCT    RaidCompatibilityResult;
375 } MPI2_RAID_ACTION_REPLY_DATA, MPI2_POINTER PTR_MPI2_RAID_ACTION_REPLY_DATA,
    unchanged_portion_omitted

```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h 1

```
*****
16626 Tue Jun 17 10:46:19 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h 2

```
36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_sas.h
51  * Title: MPI Serial Attached SCSI structures and definitions
52  * Creation Date: February 9, 2007
53  */
54 * mpi2_sas.h Version: 02.00.08
55 * mpi2.h Version: 02.00.02
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 06-26-07 02.00.01 Added Clear All Persistent Operation to SAS IO Unit
69 * Control Request.
70 * 10-02-08 02.00.02 Added Set IOC Parameter Operation to SAS IO Unit Control
71 * Request.
72 * 10-28-09 02.00.03 Changed the type of SGL in MPI2_SATA_PASSTHROUGH_REQUEST
73 * to MPI2_SGE_IO_UNION since it supports chained SGLs.
74 * 05-12-10 02.00.04 Modified some comments.
75 * 08-11-10 02.00.05 Added NCQ operations to SAS IO Unit Control.
76 * 11-18-11 02.00.06 Incorporating additions for MPI v2.5.
77 * 07-10-12 02.00.07 Added MPI2_SATA_PT_SGE_UNION for use in the SATA
78 * Passthrough Request message.
79 * 08-19-13 02.00.08 Made MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL obsolete
80 * for anything newer than MPI v2.0.
81 * -----
82 */
83
84 #ifndef MPI2_SAS_H
85 #define MPI2_SAS_H
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
```

```

85 #define MPI2_SASSTATUS_XFER_RDY_INCORRECT_WRITE_DATA      (0x0C)
86 #define MPI2_SASSTATUS_XFER_RDY_REQUEST_OFFSET_ERROR     (0x0D)
87 #define MPI2_SASSTATUS_XFER_RDY_NOT_EXPECTED             (0x0E)
88 #define MPI2_SASSTATUS_DATA_INCORRECT_DATA_LENGTH       (0x0F)
89 #define MPI2_SASSTATUS_DATA_TOO_MUCH_READ_DATA          (0x10)
90 #define MPI2_SASSTATUS_DATA_OFFSET_ERROR                 (0x11)
91 #define MPI2_SASSTATUS_SDSF_NAK_RECEIVED                 (0x12)
92 #define MPI2_SASSTATUS_SDSF_CONNECTION_FAILED           (0x13)
93 #define MPI2_SASSTATUS_INITIATOR_RESPONSE_TIMEOUT       (0x14)

96 /*
97  * Values for the SAS DeviceInfo field used in SAS Device Status Change Event
98  * data and SAS Configuration pages.
99  */
100 #define MPI2_SAS_DEVICE_INFO_SEP                        (0x00004000)
101 #define MPI2_SAS_DEVICE_INFO_ATAPI_DEVICE              (0x00002000)
102 #define MPI2_SAS_DEVICE_INFO_LSI_DEVICE                (0x00001000)
103 #define MPI2_SAS_DEVICE_INFO_DIRECT_ATTACH            (0x00000800)
104 #define MPI2_SAS_DEVICE_INFO_SSP_TARGET                (0x00000400)
105 #define MPI2_SAS_DEVICE_INFO_STP_TARGET                (0x00000200)
106 #define MPI2_SAS_DEVICE_INFO_SMP_TARGET                (0x00000100)
107 #define MPI2_SAS_DEVICE_INFO_SATA_DEVICE              (0x00000080)
108 #define MPI2_SAS_DEVICE_INFO_SSP_INITIATOR            (0x00000040)
109 #define MPI2_SAS_DEVICE_INFO_STP_INITIATOR            (0x00000020)
110 #define MPI2_SAS_DEVICE_INFO_SMP_INITIATOR            (0x00000010)
111 #define MPI2_SAS_DEVICE_INFO_SATA_HOST                (0x00000008)

113 #define MPI2_SAS_DEVICE_INFO_MASK_DEVICE_TYPE          (0x00000007)
114 #define MPI2_SAS_DEVICE_INFO_NO_DEVICE                 (0x00000000)
115 #define MPI2_SAS_DEVICE_INFO_END_DEVICE               (0x00000001)
116 #define MPI2_SAS_DEVICE_INFO_EDGE_EXPANDER            (0x00000002)
117 #define MPI2_SAS_DEVICE_INFO_FANOUT_EXPANDER           (0x00000003)

120 /*****
121  *
122  *      SAS Messages
123  *
124  *****/

126 /*****
127  * SMP Passthrough messages
128  *****/

130 /* SMP Passthrough Request Message */
131 typedef struct _MPI2_SMP_PASSTHROUGH_REQUEST
132 {
133     U8      PassthroughFlags; /* 0x00 */
134     U8      PhysicalPort;    /* 0x01 */
135     U8      ChainOffset;     /* 0x02 */
136     U8      Function;        /* 0x03 */
137     U16     RequestDataLength; /* 0x04 */
138     U8      SGLFlags;        /* 0x06 */ /* MPI v2.0 only. Res
139     U8      SGLFlags;        /* 0x06 */
140     U8      MsgFlags;        /* 0x07 */
141     U8      VP_ID;           /* 0x08 */
142     U8      VF_ID;           /* 0x09 */
143     U16     Reserved1;       /* 0x0A */
144     U32     Reserved2;       /* 0x0C */
145     U64     SASAddress;      /* 0x10 */
146     U32     Reserved3;       /* 0x18 */
147     U32     Reserved4;       /* 0x1C */
148     MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */ /* MPI v2.5: IEEE Sim
149     MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */
148 } MPI2_SMP_PASSTHROUGH_REQUEST, MPI2_POINTER PTR_MPI2_SMP_PASSTHROUGH_REQUEST,

```

```

149     MPI2SmpPassthroughRequest_t, MPI2_POINTER pMPI2SmpPassthroughRequest_t;

151 /* values for PassthroughFlags field */
152 #define MPI2_SMP_PT_REQ_PT_FLAGS_IMMEDIATE            (0x80)

154 /* MPI v2.0: use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
155 /* values for SGLFlags field are in the SGL section of mpi2.h */

157 /* SMP Passthrough Reply Message */
158 typedef struct _MPI2_SMP_PASSTHROUGH_REPLY
159 {
160     U8      PassthroughFlags; /* 0x00 */
161     U8      PhysicalPort;    /* 0x01 */
162     U8      MsgLength;       /* 0x02 */
163     U8      Function;        /* 0x03 */
164     U16     ResponseDataLength; /* 0x04 */
165     U8      SGLFlags;        /* 0x06 */
166     U8      MsgFlags;        /* 0x07 */
167     U8      VP_ID;           /* 0x08 */
168     U8      VF_ID;           /* 0x09 */
169     U16     Reserved1;       /* 0x0A */
170     U8      Reserved2;       /* 0x0C */
171     U8      SASStatus;       /* 0x0D */
172     U16     IOCStatus;       /* 0x0E */
173     U32     IOCLogInfo;      /* 0x09 */
174     U32     Reserved3;       /* 0x14 */
175     U8      ResponseData[4]; /* 0x18 */
176 } MPI2_SMP_PASSTHROUGH_REPLY, MPI2_POINTER PTR_MPI2_SMP_PASSTHROUGH_REPLY,
177     MPI2SmpPassthroughReply_t, MPI2_POINTER pMPI2SmpPassthroughReply_t;

179 /* values for PassthroughFlags field */
180 #define MPI2_SMP_PT_REPLY_PT_FLAGS_IMMEDIATE          (0x80)

182 /* values for SASStatus field are at the top of this file */

185 /*****
186  * SATA Passthrough messages
187  *****/

189 typedef union _MPI2_SATA_PT_SGE_UNION
190 {
191     MPI2_SGE_SIMPLE_UNION     MpiSimple; /* MPI v2.0 only */
192     MPI2_SGE_CHAIN_UNION     MpiChain;   /* MPI v2.0 only */
193     MPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;
194     MPI2_IEEE_SGE_CHAIN_UNION IeeeChain; /* MPI v2.0 only */
195     MPI25_IEEE_SGE_CHAIN64    IeeeChain64; /* MPI v2.5 only */
196 } MPI2_SATA_PT_SGE_UNION, MPI2_POINTER PTR_MPI2_SATA_PT_SGE_UNION,
197     Mpi2SataPTSgeUnion_t, MPI2_POINTER pMpi2SataPTSgeUnion_t;

200 /* SATA Passthrough Request Message */
201 typedef struct _MPI2_SATA_PASSTHROUGH_REQUEST
202 {
203     U16     DevHandle; /* 0x00 */
204     U8      ChainOffset; /* 0x02 */
205     U8      Function;    /* 0x03 */
206     U16     PassthroughFlags; /* 0x04 */
207     U8      SGLFlags;    /* 0x06 */ /* MPI v2.0 only. Res
208     U8      SGLFlags;    /* 0x06 */
209     U8      MsgFlags;    /* 0x07 */
210     U8      VP_ID;       /* 0x08 */
211     U8      VF_ID;       /* 0x09 */
212     U16     Reserved1;   /* 0x0A */
213     U32     Reserved2;   /* 0x0C */

```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h 5

```
213 U32 Reserved3; /* 0x10 */
214 U32 Reserved4; /* 0x14 */
215 U32 DataLength; /* 0x18 */
216 U8 CommandFIS[20]; /* 0x1C */
217 MPI2_SATA_PT_SGE_UNION SGL; /* 0x30 */ /* MPI v2.5: IEEE 64
218 MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */
219 } MPI2_SATA_PASSTHROUGH_REQUEST, MPI2_POINTER PTR_MPI2_SATA_PASSTHROUGH_REQUEST,
Mpi2SataPassthroughRequest_t, MPI2_POINTER pMpi2SataPassthroughRequest_t;
```

```
221 /* values for PassthroughFlags field */
222 #define MPI2_SATA_PT_REQ_PT_FLAGS_EXECUTE_DIAG (0x0100)
223 #define MPI2_SATA_PT_REQ_PT_FLAGS_DMA (0x0020)
224 #define MPI2_SATA_PT_REQ_PT_FLAGS_PIO (0x0010)
225 #define MPI2_SATA_PT_REQ_PT_FLAGS_UNSPECIFIED_VU (0x0004)
226 #define MPI2_SATA_PT_REQ_PT_FLAGS_WRITE (0x0002)
227 #define MPI2_SATA_PT_REQ_PT_FLAGS_READ (0x0001)
```

```
229 /* MPI v2.0: use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
220 /* values for SGLFlags field are in the SGL section of mpi2.h */
```

```
232 /* SATA Passthrough Reply Message */
233 typedef struct _MPI2_SATA_PASSTHROUGH_REPLY
234 {
235 U16 DevHandle; /* 0x00 */
236 U8 MsgLength; /* 0x02 */
237 U8 Function; /* 0x03 */
238 U16 PassthroughFlags; /* 0x04 */
239 U8 SGLFlags; /* 0x06 */
240 U8 MsgFlags; /* 0x07 */
241 U8 VP_ID; /* 0x08 */
242 U8 VF_ID; /* 0x09 */
243 U16 Reserved1; /* 0x0A */
244 U8 Reserved2; /* 0x0C */
245 U8 SASStatus; /* 0x0D */
246 U16 IOCStatus; /* 0x0E */
247 U32 IOCLogInfo; /* 0x10 */
248 U8 StatusFIS[20]; /* 0x14 */
249 U32 StatusControlRegisters; /* 0x28 */
250 U32 TransferCount; /* 0x2C */
251 } MPI2_SATA_PASSTHROUGH_REPLY, MPI2_POINTER PTR_MPI2_SATA_PASSTHROUGH_REPLY,
```

```
unchanged portion omitted
286 MPI2_POINTER PTR_MPI2_SAS_IOUNIT_CONTROL_REQUEST,
287 Mpi2SasIoUnitControlRequest_t, MPI2_POINTER pMpi2SasIoUnitControlRequest_t;
```

```
289 /* values for the Operation field */
290 #define MPI2_SAS_OP_CLEAR_ALL_PERSISTENT (0x02)
291 #define MPI2_SAS_OP_PHY_LINK_RESET (0x06)
292 #define MPI2_SAS_OP_PHY_HARD_RESET (0x07)
293 #define MPI2_SAS_OP_PHY_CLEAR_ERROR_LOG (0x08)
294 #define MPI2_SAS_OP_SEND_PRIMITIVE (0x0A)
295 #define MPI2_SAS_OP_FORCE_FULL_DISCOVERY (0x0B)
296 #define MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL (0x0C) /* MPI v2.0 only */
287 #define MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL (0x0C)
297 #define MPI2_SAS_OP_REMOVE_DEVICE (0x0D)
298 #define MPI2_SAS_OP_LOOKUP_MAPPING (0x0E)
299 #define MPI2_SAS_OP_SET_IOC_PARAMETER (0x0F)
300 #define MPI25_SAS_OP_ENABLE_FP_DEVICE (0x10)
301 #define MPI25_SAS_OP_DISABLE_FP_DEVICE (0x11)
302 #define MPI25_SAS_OP_ENABLE_FP_ALL (0x12)
303 #define MPI25_SAS_OP_DISABLE_FP_ALL (0x13)
304 #define MPI2_SAS_OP_DEV_ENABLE_NCQ (0x14)
305 #define MPI2_SAS_OP_DEV_DISABLE_NCQ (0x15)
306 #define MPI2_SAS_OP_PRODUCT_SPECIFIC_MIN (0x80)
```

```
308 /* values for the PrimFlags field */
```

new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h 6

```
309 #define MPI2_SAS_PRIMFLAGS_SINGLE (0x08)
310 #define MPI2_SAS_PRIMFLAGS_TRIPLE (0x02)
311 #define MPI2_SAS_PRIMFLAGS_REDUNDANT (0x01)
```

```
313 /* values for the LookupMethod field */
314 #define MPI2_SAS_LOOKUP_METHOD_SAS_ADDRESS (0x01)
315 #define MPI2_SAS_LOOKUP_METHOD_SAS_ENCLOSURE_SLOT (0x02)
316 #define MPI2_SAS_LOOKUP_METHOD_SAS_DEVICE_NAME (0x03)
```

```
319 /* SAS IO Unit Control Reply Message */
320 typedef struct _MPI2_SAS_IOUNIT_CONTROL_REPLY
321 {
322 U8 Operation; /* 0x00 */
323 U8 Reserved1; /* 0x01 */
324 U8 MsgLength; /* 0x02 */
325 U8 Function; /* 0x03 */
326 U16 DevHandle; /* 0x04 */
327 U8 IOCParameter; /* 0x06 */
328 U8 MsgFlags; /* 0x07 */
329 U8 VP_ID; /* 0x08 */
330 U8 VF_ID; /* 0x09 */
331 U16 Reserved3; /* 0x0A */
332 U16 Reserved4; /* 0x0C */
333 U16 IOCStatus; /* 0x0E */
334 U32 IOCLogInfo; /* 0x10 */
335 } MPI2_SAS_IOUNIT_CONTROL_REPLY,
```

```
unchanged portion omitted
```

```

*****
31281 Tue Jun 17 10:46:19 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_targ.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 /*
31  * Copyright (c) 2000-2012 LSI Corporation.
32  *
33  *
34  *      Name: mpi2_targ.h
35  *      Title: MPI Target mode messages and structures
36  *      Creation Date: September 8, 2006
37  *
38  *      mpi2_targ.h Version: 02.00.06
39  *
40  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
41  * prefix are for use only on MPI v2.5 products, and must not be used
42  * with MPI v2.0 products. Unless otherwise noted, names beginning with
43  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
44  *
45  * Version History
46  * -----
47  *
48  * Date      Version  Description
49  * -----
50  * 04-30-07  02.00.00  Corresponds to Fusion-MPT MPI Specification Rev A.
51  * 08-31-07  02.00.01  Added Command Buffer Data Location Address Space bits to
52  *                      BufferPostFlags field of CommandBufferPostBase Request.
53  * 02-29-08  02.00.02  Modified various names to make them 32-character unique.
54  * 10-02-08  02.00.03  Removed NextCmdBufferOffset from
55  *                      MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST.
56  *                      Target Status Send Request only takes a single SGE for
57  *                      response data.
58  * 02-10-10  02.00.04  Added comment to MPI2_TARGET_SSP_RSP_IU structure.
59  * 11-18-11  02.00.05  Incorporating additions for MPI v2.5.
60  * 11-27-12  02.00.06  Added InitiatorDevHandle field to MPI2_TARGET_MODE_ABORT
61  *                      request message structure.

```

```

62  *      Added AbortType MPI2_TARGET_MODE_ABORT_DEVHANDLE and
63  *      MPI2_TARGET_MODE_ABORT_ALL_COMMANDS.
64  *      -----
65  */

67 #ifndef MPI2_TARG_H
68 #define MPI2_TARG_H

71 /*****
72  *
73  *      SCSI Target Messages
74  *
75  *****/

77 /*****
78  *      Target Command Buffer Post Base Request
79  *****/

81 typedef struct _MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST
82 {
83     U8          BufferPostFlags;          /* 0x00 */
84     U8          Reserved1;               /* 0x01 */
85     U8          ChainOffset;            /* 0x02 */
86     U8          Function;                /* 0x03 */
87     U16         TotalCmdBuffers;        /* 0x04 */
88     U8          Reserved;                /* 0x06 */
89     U8          MsgFlags;               /* 0x07 */
90     U8          VP_ID;                  /* 0x08 */
91     U8          VF_ID;                  /* 0x09 */
92     U16         Reserved2;              /* 0x0A */
93     U32         Reserved3;              /* 0x0C */
94     U16         CmdBufferLength;        /* 0x10 */
95     U16         Reserved4;              /* 0x12 */
96     U32         BaseAddressLow;         /* 0x14 */
97     U32         BaseAddressHigh;        /* 0x18 */
98 } MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST,
99 MPI2_POINTER PTR_MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST,
100 Mpi2TargetCmdBufferPostBaseRequest_t,
101 MPI2_POINTER pMpi2TargetCmdBufferPostBaseRequest_t;

103 /* values for the BufferPostFlags field */
104 #define MPI2_CMD_BUF_POST_BASE_ADDRESS_SPACE_MASK      (0x0C)
105 #define MPI2_CMD_BUF_POST_BASE_SYSTEM_ADDRESS_SPACE   (0x00)
106 #define MPI2_CMD_BUF_POST_BASE_IOCDDR_ADDRESS_SPACE   (0x04)
107 #define MPI2_CMD_BUF_POST_BASE_IOCPLB_ADDRESS_SPACE   (0x08)
108 #define MPI2_CMD_BUF_POST_BASE_IOCPLBNTA_ADDRESS_SPACE (0x0C)

110 #define MPI2_CMD_BUF_POST_BASE_FLAGS_AUTO_POST_ALL    (0x01)

113 /*****
114  *      Target Command Buffer Post List Request
115  *****/

117 typedef struct _MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST
118 {
119     U16         Reserved;                /* 0x00 */
120     U8          ChainOffset;            /* 0x02 */
121     U8          Function;                /* 0x03 */
122     U16         CmdBufferCount;         /* 0x04 */
123     U8          Reserved1;              /* 0x06 */
124     U8          MsgFlags;               /* 0x07 */
125     U8          VP_ID;                  /* 0x08 */
126     U8          VF_ID;                  /* 0x09 */
127     U16         Reserved2;              /* 0x0A */

```

```

128     U32             Reserved3;           /* 0x0C */
129     U16             IoIndex[2];         /* 0x10 */
130 } MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST,
131 MPI2_POINTER PTR_MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST,
132 Mpi2TargetCmdBufferPostListRequest_t,
133 MPI2_POINTER pMpi2TargetCmdBufferPostListRequest_t;

135 /*****
136 * Target Command Buffer Post Base List Reply
137 *****/

139 typedef struct _MPI2_TARGET_BUF_POST_BASE_LIST_REPLY
140 {
141     U8             Flags;                /* 0x00 */
142     U8             Reserved;             /* 0x01 */
143     U8             MsgLength;           /* 0x02 */
144     U8             Function;            /* 0x03 */
145     U16            Reserved1;           /* 0x04 */
146     U8             Reserved2;           /* 0x06 */
147     U8             MsgFlags;            /* 0x07 */
148     U8             VP_ID;               /* 0x08 */
149     U8             VF_ID;               /* 0x09 */
150     U16            Reserved3;           /* 0x0A */
151     U16            Reserved4;           /* 0x0C */
152     U16            IOCStatus;           /* 0x0E */
153     U32            IOCLogInfo;         /* 0x10 */
154     U16            IoIndex;            /* 0x14 */
155     U16            Reserved5;           /* 0x16 */
156     U32            Reserved6;           /* 0x18 */
157 } MPI2_TARGET_BUF_POST_BASE_LIST_REPLY,
158 MPI2_POINTER PTR_MPI2_TARGET_BUF_POST_BASE_LIST_REPLY,
159 Mpi2TargetCmdBufferPostBaseListReply_t,
160 MPI2_POINTER pMpi2TargetCmdBufferPostBaseListReply_t;

162 /* Flags defines */
163 #define MPI2_CMD_BUF_POST_REPLY_IOINDEX_VALID    (0x01)

166 /*****
167 * Command Buffer Formats (with 16 byte CDB)
168 *****/

170 typedef struct _MPI2_TARGET_SSP_CMD_BUFFER
171 {
172     U8             FrameType;           /* 0x00 */
173     U8             Reserved1;           /* 0x01 */
174     U16            InitiatorConnectionTag; /* 0x02 */
175     U32            HashedSourceSASAddress; /* 0x04 */
176     U16            Reserved2;           /* 0x08 */
177     U16            Flags;                /* 0x0A */
178     U32            Reserved3;           /* 0x0C */
179     U16            Tag;                  /* 0x10 */
180     U16            TargetPortTransferTag; /* 0x12 */
181     U32            DataOffset;          /* 0x14 */
182     /* COMMAND information unit starts here */
183     U8             LogicalUnitNumber[8]; /* 0x18 */
184     U8             Reserved4;           /* 0x20 */
185     U8             TaskAttribute; /* lower 3 bits */ /* 0x21 */
186     U8             Reserved5;           /* 0x22 */
187     U8             AdditionalCDBLength; /* upper 5 bits */ /* 0x23 */
188     U8             CDB[16];             /* 0x24 */
189     /* Additional CDB bytes extend past the CDB field */
190 } MPI2_TARGET_SSP_CMD_BUFFER, MPI2_POINTER PTR_MPI2_TARGET_SSP_CMD_BUFFER,
191 Mpi2TargetSspCmdBuffer, MPI2_POINTER pMpi2TargetSspCmdBuffer;

193 typedef struct _MPI2_TARGET_SSP_TASK_BUFFER

```

```

194 {
195     U8             FrameType;           /* 0x00 */
196     U8             Reserved1;           /* 0x01 */
197     U16            InitiatorConnectionTag; /* 0x02 */
198     U32            HashedSourceSASAddress; /* 0x04 */
199     U16            Reserved2;           /* 0x08 */
200     U16            Flags;                /* 0x0A */
201     U32            Reserved3;           /* 0x0C */
202     U16            Tag;                  /* 0x10 */
203     U16            TargetPortTransferTag; /* 0x12 */
204     U32            DataOffset;          /* 0x14 */
205     /* TASK information unit starts here */
206     U8             LogicalUnitNumber[8]; /* 0x18 */
207     U16            Reserved4;           /* 0x20 */
208     U8             TaskManagementFunction; /* 0x22 */
209     U8             Reserved5;           /* 0x23 */
210     U16            ManagedTaskTag;      /* 0x24 */
211     U16            Reserved6;           /* 0x26 */
212     U32            Reserved7;           /* 0x28 */
213     U32            Reserved8;           /* 0x2C */
214     U32            Reserved9;           /* 0x30 */
215 } MPI2_TARGET_SSP_TASK_BUFFER, MPI2_POINTER PTR_MPI2_TARGET_SSP_TASK_BUFFER,
216 Mpi2TargetSspTaskBuffer, MPI2_POINTER pMpi2TargetSspTaskBuffer;

218 /* mask and shift for HashedSourceSASAddress field */
219 #define MPI2_TARGET_HASHED_SAS_ADDRESS_MASK    (0xFFFFF00)
220 #define MPI2_TARGET_HASHED_SAS_ADDRESS_SHIFT    (8)

223 /*****
224 * MPI v2.0 Target Assist Request
225 *****/

227 typedef struct _MPI2_TARGET_ASSIST_REQUEST
228 {
229     U8             Reserved1;           /* 0x00 */
230     U8             TargetAssistFlags;   /* 0x01 */
231     U8             ChainOffset;         /* 0x02 */
232     U8             Function;            /* 0x03 */
233     U16            QueueTag;            /* 0x04 */
234     U8             Reserved2;           /* 0x06 */
235     U8             MsgFlags;            /* 0x07 */
236     U8             VP_ID;               /* 0x08 */
237     U8             VF_ID;               /* 0x09 */
238     U16            Reserved3;           /* 0x0A */
239     U16            IoIndex;             /* 0x0C */
240     U16            InitiatorConnectionTag; /* 0x0E */
241     U16            SGLFlags;            /* 0x10 */
242     U8             SequenceNumber;      /* 0x12 */
243     U8             Reserved4;           /* 0x13 */
244     U8             SGLOffset0;          /* 0x14 */
245     U8             SGLOffset1;         /* 0x15 */
246     U8             SGLOffset2;         /* 0x16 */
247     U8             SGLOffset3;         /* 0x17 */
248     U32            SkipCount;           /* 0x18 */
249     U32            DataLength;          /* 0x1C */
250     U32            BidirectionalDataLength; /* 0x20 */
251     U16            IoFlags;             /* 0x24 */
252     U16            EEDPFlags;           /* 0x26 */
253     U32            EEDPBlockSize;       /* 0x28 */
254     U32            SecondaryReferenceTag; /* 0x2C */
255     U16            SecondaryApplicationTag; /* 0x30 */
256     U16            ApplicationTagTranslationMask; /* 0x32 */
257     U32            PrimaryReferenceTag; /* 0x34 */
258     U16            PrimaryApplicationTag; /* 0x38 */
259     U16            PrimaryApplicationTagMask; /* 0x3A */

```

```

260     U32     RelativeOffset;          /* 0x3C */
261     U32     Reserved5;               /* 0x40 */
262     U32     Reserved6;               /* 0x44 */
263     U32     Reserved7;               /* 0x48 */
264     U32     Reserved8;               /* 0x4C */
265     MPI2_SGE_IO_UNION SGL[1];        /* 0x50 */
266 } MPI2_TARGET_ASSIST_REQUEST, MPI2_POINTER PTR_MPI2_TARGET_ASSIST_REQUEST,
267   Mpi2TargetAssistRequest_t, MPI2_POINTER pMpi2TargetAssistRequest_t;

269 /* Target Assist TargetAssistFlags bits */

271 #define MPI2_TARGET_ASSIST_FLAGS_REPOST_CMD_BUFFER    (0x80)
272 #define MPI2_TARGET_ASSIST_FLAGS_TLR                 (0x10)
273 #define MPI2_TARGET_ASSIST_FLAGS_RETRANSMIT         (0x04)
274 #define MPI2_TARGET_ASSIST_FLAGS_AUTO_STATUS        (0x02)
275 #define MPI2_TARGET_ASSIST_FLAGS_DATA_DIRECTION     (0x01)

277 /* Target Assist SGLFlags bits */

279 /* base values for Data Location Address Space */
280 #define MPI2_TARGET_ASSIST_SGLFLAGS_ADDR_MASK       (0x0C)
281 #define MPI2_TARGET_ASSIST_SGLFLAGS_SYSTEM_ADDR     (0x00)
282 #define MPI2_TARGET_ASSIST_SGLFLAGS_IOCDDR_ADDR     (0x04)
283 #define MPI2_TARGET_ASSIST_SGLFLAGS_IOCPLB_ADDR     (0x08)
284 #define MPI2_TARGET_ASSIST_SGLFLAGS_PLBNTA_ADDR     (0x0C)

286 /* base values for Type */
287 #define MPI2_TARGET_ASSIST_SGLFLAGS_TYPE_MASK       (0x03)
288 #define MPI2_TARGET_ASSIST_SGLFLAGS_MPI_TYPE        (0x00)
289 #define MPI2_TARGET_ASSIST_SGLFLAGS_32IEEE_TYPE     (0x01)
290 #define MPI2_TARGET_ASSIST_SGLFLAGS_64IEEE_TYPE     (0x02)

292 /* shift values for each sub-field */
293 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL3_SHIFT     (12)
294 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL2_SHIFT     (8)
295 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL1_SHIFT     (4)
296 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL0_SHIFT     (0)

298 /* Target Assist IoFlags bits */

300 #define MPI2_TARGET_ASSIST_IOFLAGS_BIDIRECTIONAL    (0x0800)
301 #define MPI2_TARGET_ASSIST_IOFLAGS_MULTICAST        (0x0400)
302 #define MPI2_TARGET_ASSIST_IOFLAGS_RECEIVE_FIRST   (0x0200)

304 /* Target Assist EEDPFlags bits */

306 #define MPI2_TA_EEDPFLAGS_INC_PRI_REFTAG            (0x8000)
307 #define MPI2_TA_EEDPFLAGS_INC_SEC_REFTAG            (0x4000)
308 #define MPI2_TA_EEDPFLAGS_INC_PRI_APPTAG            (0x2000)
309 #define MPI2_TA_EEDPFLAGS_INC_SEC_APPTAG            (0x1000)

311 #define MPI2_TA_EEDPFLAGS_CHECK_REFTAG              (0x0400)
312 #define MPI2_TA_EEDPFLAGS_CHECK_APPTAG              (0x0200)
313 #define MPI2_TA_EEDPFLAGS_CHECK_GUARD                (0x0100)

315 #define MPI2_TA_EEDPFLAGS_PASSTHRU_REFTAG            (0x0008)

317 #define MPI2_TA_EEDPFLAGS_MASK_OP                    (0x0007)
318 #define MPI2_TA_EEDPFLAGS_NOOP_OP                    (0x0000)
319 #define MPI2_TA_EEDPFLAGS_CHECK_OP                    (0x0001)
320 #define MPI2_TA_EEDPFLAGS_STRIP_OP                    (0x0002)
321 #define MPI2_TA_EEDPFLAGS_CHECK_REMOVE_OP            (0x0003)
322 #define MPI2_TA_EEDPFLAGS_INSERT_OP                  (0x0004)
323 #define MPI2_TA_EEDPFLAGS_REPLACE_OP                 (0x0006)
324 #define MPI2_TA_EEDPFLAGS_CHECK_REGEN_OP              (0x0007)

```

```

327 /*****
328 * MPI v2.5 Target Assist Request
329 *****/

331 typedef struct _MPI25_TARGET_ASSIST_REQUEST
332 {
333     U8     Reserved1;                /* 0x00 */
334     U8     TargetAssistFlags;        /* 0x01 */
335     U8     ChainOffset;              /* 0x02 */
336     U8     Function;                 /* 0x03 */
337     U16    QueueTag;                 /* 0x04 */
338     U8     Reserved2;                /* 0x06 */
339     U8     MsgFlags;                 /* 0x07 */
340     U8     VP_ID;                    /* 0x08 */
341     U8     VF_ID;                    /* 0x09 */
342     U16    Reserved3;                /* 0x0A */
343     U16    IoIndex;                  /* 0x0C */
344     U16    InitiatorConnectionTag;   /* 0x0E */
345     U8     DMAFlags;                 /* 0x10 */
346     U8     Reserved9;                /* 0x11 */
347     U8     SequenceNumber;           /* 0x12 */
348     U8     Reserved4;                /* 0x13 */
349     U8     SGLOffset0;               /* 0x14 */
350     U8     SGLOffset1;               /* 0x15 */
351     U8     SGLOffset2;               /* 0x16 */
352     U8     SGLOffset3;               /* 0x17 */
353     U32    SkipCount;                /* 0x18 */
354     U32    DataLength;               /* 0x1C */
355     U32    BidirectionalDataLength; /* 0x20 */
356     U16    IoFlags;                  /* 0x24 */
357     U16    EEDPFlags;                /* 0x26 */
358     U16    EEDPBlockSize;            /* 0x28 */
359     U16    Reserved10;               /* 0x2A */
360     U32    SecondaryReferenceTag;    /* 0x2C */
361     U16    SecondaryApplicationTag;  /* 0x30 */
362     U16    ApplicationTagTranslationMask; /* 0x32 */
363     U32    PrimaryReferenceTag;      /* 0x34 */
364     U16    PrimaryApplicationTag;    /* 0x38 */
365     U16    PrimaryApplicationTagMask; /* 0x3A */
366     U32    RelativeOffset;           /* 0x3C */
367     U32    Reserved5;                /* 0x40 */
368     U32    Reserved6;                /* 0x44 */
369     U32    Reserved7;                /* 0x48 */
370     U32    Reserved8;                /* 0x4C */
371     MPI25_SGE_IO_UNION SGL;          /* 0x50 */
372 } MPI25_TARGET_ASSIST_REQUEST, MPI2_POINTER PTR_MPI25_TARGET_ASSIST_REQUEST,
373   Mpi25TargetAssistRequest_t, MPI2_POINTER pMpi25TargetAssistRequest_t;

375 /* use MPI2_TARGET_ASSIST_FLAGS defines for the Flags field */

377 /* Defines for the DMAFlags field
378 * Each setting affects 4 SGLs, from SGL0 to SGL3.
379 * D = Data
380 * C = Cache DIF
381 * I = Interleaved
382 * H = Host DIF
383 */
384 #define MPI25_TA_DMAFLAGS_OP_MASK                (0x0F)
385 #define MPI25_TA_DMAFLAGS_OP_D_D_D_D            (0x00)
386 #define MPI25_TA_DMAFLAGS_OP_D_D_D_C            (0x01)
387 #define MPI25_TA_DMAFLAGS_OP_D_D_D_I            (0x02)
388 #define MPI25_TA_DMAFLAGS_OP_D_D_C_C            (0x03)
389 #define MPI25_TA_DMAFLAGS_OP_D_D_C_I            (0x04)
390 #define MPI25_TA_DMAFLAGS_OP_D_D_I_I            (0x05)
391 #define MPI25_TA_DMAFLAGS_OP_D_C_C_C            (0x06)

```

```

392 #define MPI25_TA_DMAFLAGS_OP_D_C_C_I      (0x07)
393 #define MPI25_TA_DMAFLAGS_OP_D_C_I_I      (0x08)
394 #define MPI25_TA_DMAFLAGS_OP_D_I_I_I      (0x09)
395 #define MPI25_TA_DMAFLAGS_OP_D_H_D_D      (0x0A)
396 #define MPI25_TA_DMAFLAGS_OP_D_H_D_C      (0x0B)
397 #define MPI25_TA_DMAFLAGS_OP_D_H_D_I      (0x0C)
398 #define MPI25_TA_DMAFLAGS_OP_D_H_C_C      (0x0D)
399 #define MPI25_TA_DMAFLAGS_OP_D_H_C_I      (0x0E)
400 #define MPI25_TA_DMAFLAGS_OP_D_H_I_I      (0x0F)

402 /* defines for the IoFlags field */
403 #define MPI25_TARGET_ASSIST_IOFLAGS_BIDIRECTIONAL      (0x0800)
404 #define MPI25_TARGET_ASSIST_IOFLAGS_RECEIVE_FIRST     (0x0200)

406 /* defines for the EEDPFlags field */
407 #define MPI25_TA_EEDPFLAGS_INC_PRI_REFTAG      (0x8000)
408 #define MPI25_TA_EEDPFLAGS_INC_SEC_REFTAG      (0x4000)
409 #define MPI25_TA_EEDPFLAGS_INC_PRI_APPTAG      (0x2000)
410 #define MPI25_TA_EEDPFLAGS_INC_SEC_APPTAG      (0x1000)

412 #define MPI25_TA_EEDPFLAGS_CHECK_REFTAG        (0x0400)
413 #define MPI25_TA_EEDPFLAGS_CHECK_APPTAG        (0x0200)
414 #define MPI25_TA_EEDPFLAGS_CHECK_GUARD        (0x0100)

416 #define MPI25_TA_EEDPFLAGS_ESCAPE_MODE_MASK    (0x00C0)
417 #define MPI25_TA_EEDPFLAGS_COMPATIBLE_MODE     (0x0000)
418 #define MPI25_TA_EEDPFLAGS_DO_NOT_DISABLE_MODE (0x0040)
419 #define MPI25_TA_EEDPFLAGS_APPTAG_DISABLE_MODE (0x0080)
420 #define MPI25_TA_EEDPFLAGS_APPTAG_REFTAG_DISABLE_MODE (0x00C0)

422 #define MPI25_TA_EEDPFLAGS_HOST_GUARD_METHOD_MASK (0x0030)
423 #define MPI25_TA_EEDPFLAGS_T10_CRC_HOST_GUARD   (0x0000)
424 #define MPI25_TA_EEDPFLAGS_IP_CHKSUM_HOST_GUARD (0x0010)

426 #define MPI25_TA_EEDPFLAGS_PASSTHRU_REFTAG      (0x0008)

428 #define MPI25_TA_EEDPFLAGS_MASK_OP              (0x0007)
429 #define MPI25_TA_EEDPFLAGS_NOOP_OP             (0x0000)
430 #define MPI25_TA_EEDPFLAGS_CHECK_OP            (0x0001)
431 #define MPI25_TA_EEDPFLAGS_STRIP_OP           (0x0002)
432 #define MPI25_TA_EEDPFLAGS_CHECK_REMOVE_OP    (0x0003)
433 #define MPI25_TA_EEDPFLAGS_INSERT_OP          (0x0004)
434 #define MPI25_TA_EEDPFLAGS_REPLACE_OP         (0x0006)
435 #define MPI25_TA_EEDPFLAGS_CHECK_REGEN_OP      (0x0007)

438 /*****
439 * Target Status Send Request
440 *****/

442 typedef struct _MPI2_TARGET_STATUS_SEND_REQUEST
443 {
444     U8      Reserved1;      /* 0x00 */
445     U8      StatusFlags;    /* 0x01 */
446     U8      ChainOffset;    /* 0x02 */
447     U8      Function;       /* 0x03 */
448     U16     QueueTag;       /* 0x04 */
449     U8      Reserved2;     /* 0x06 */
450     U8      MsgFlags;      /* 0x07 */
451     U8      VP_ID;         /* 0x08 */
452     U8      VF_ID;         /* 0x09 */
453     U16     Reserved3;     /* 0x0A */
454     U16     IoIndex;       /* 0x0C */
455     U16     InitiatorConnectionTag; /* 0x0E */
456     U16     SGLFlags;      /* 0x10 */
457     U16     Reserved4;     /* 0x12 */

```

```

458     U8      SGLOffset0;    /* 0x14 */
459     U8      Reserved5;     /* 0x15 */
460     U16     Reserved6;     /* 0x16 */
461     U32     Reserved7;     /* 0x18 */
462     U32     Reserved8;     /* 0x1C */
463     MPI2_SIMPLE_SGE_UNION StatusDataSGE; /* 0x20 */
464 } MPI2_TARGET_STATUS_SEND_REQUEST, /* MPI v2.5:
465 MPI2_POINTER PTR_MPI2_TARGET_STATUS_SEND_REQUEST,
466 Mpi2TargetStatusSendRequest_t, MPI2_POINTER pMpi2TargetStatusSendRequest_t;

468 /* Target Status Send StatusFlags bits */

470 #define MPI2_TSS_FLAGS_REPOST_CMD_BUFFER      (0x80)
471 #define MPI2_TSS_FLAGS_RETRANSMIT           (0x04)
472 #define MPI2_TSS_FLAGS_AUTO_GOOD_STATUS      (0x01)

474 /* Target Status Send SGLFlags bits - MPI v2.0 only */
475 /* Data Location Address Space */
476 #define MPI2_TSS_SGLFLAGS_ADDR_MASK          (0x0C)
477 #define MPI2_TSS_SGLFLAGS_SYSTEM_ADDR        (0x00)
478 #define MPI2_TSS_SGLFLAGS_IOCDDR_ADDR        (0x04)
479 #define MPI2_TSS_SGLFLAGS_IOCPLB_ADDR        (0x08)
480 #define MPI2_TSS_SGLFLAGS_IOCPLBNTA_ADDR     (0x0C)
481 /* Type */
482 #define MPI2_TSS_SGLFLAGS_TYPE_MASK          (0x03)
483 #define MPI2_TSS_SGLFLAGS_MPI_TYPE           (0x00)
484 #define MPI2_TSS_SGLFLAGS_IEEE32_TYPE        (0x01)
485 #define MPI2_TSS_SGLFLAGS_IEEE64_TYPE        (0x02)

489 /*
490 * NOTE: The SSP status IU is big-endian. When used on a little-endian system,
491 * this structure properly orders the bytes.
492 */
493 typedef struct _MPI2_TARGET_SSP_RSP_IU
494 {
495     U32     Reserved0[6]; /* reserved for SSP header */
496     /* start of RESPONSE information unit */
497     U32     Reserved1;    /* 0x18 */
498     U32     Reserved2;    /* 0x1C */
499     U16     Reserved3;    /* 0x20 */
500     U8      DataPres;     /* lower 2 bits */
501     U8      Status;      /* 0x23 */
502     U32     Reserved4;    /* 0x24 */
503     U32     SenseDataLength; /* 0x28 */
504     U32     ResponseDataLength; /* 0x2C */

507     /* start of Response or Sense Data (size may vary dynamically) */
508     U8      ResponseSenseData[4]; /* 0x30 */
509 } MPI2_TARGET_SSP_RSP_IU, MPI2_POINTER PTR_MPI2_TARGET_SSP_RSP_IU,
510 Mpi2TargetSspRspIu_t, MPI2_POINTER pMpi2TargetSspRspIu_t;

513 /*****
514 * Target Standard Reply - used with Target Assist or Target Status Send
515 *****/

517 typedef struct _MPI2_TARGET_STANDARD_REPLY
518 {
519     U16     Reserved;      /* 0x00 */
520     U8      MsgLength;     /* 0x02 */
521     U8      Function;      /* 0x03 */
522     U16     Reserved1;     /* 0x04 */
523     U8      Reserved2;     /* 0x06 */

```

```

524     U8           MsgFlags;           /* 0x07 */
525     U8           VP_ID;              /* 0x08 */
526     U8           VF_ID;              /* 0x09 */
527     U16          Reserved3;          /* 0x0A */
528     U16          Reserved4;          /* 0x0C */
529     U16          IOCStatus;          /* 0x0E */
530     U32          IOCLogInfo;         /* 0x10 */
531     U16          IoIndex;            /* 0x14 */
532     U16          Reserved5;          /* 0x16 */
533     U32          TransferCount;       /* 0x18 */
534     U32          BidirectionalTransferCount; /* 0x1C */
535 } MPI2_TARGET_STANDARD_REPLY, MPI2_POINTER PTR_MPI2_TARGET_STANDARD_REPLY,
536   Mpi2TargetErrorReply_t, MPI2_POINTER pMpi2TargetErrorReply_t;

539 /*****
540 * Target Mode Abort Request
541 *****/

543 typedef struct _MPI2_TARGET_MODE_ABORT_REQUEST
544 {
545     U8           AbortType;           /* 0x00 */
546     U8           Reserved1;           /* 0x01 */
547     U8           ChainOffset;         /* 0x02 */
548     U8           Function;            /* 0x03 */
549     U16          Reserved2;          /* 0x04 */
550     U8           Reserved3;          /* 0x06 */
551     U8           MsgFlags;           /* 0x07 */
552     U8           VP_ID;              /* 0x08 */
553     U8           VF_ID;              /* 0x09 */
554     U16          Reserved4;          /* 0x0A */
555     U16          IoIndexToAbort;     /* 0x0C */
556     U16          InitiatorDevHandle; /* 0x0E */
557     U32          MidToAbort;         /* 0x10 */
558 } MPI2_TARGET_MODE_ABORT, MPI2_POINTER PTR_MPI2_TARGET_MODE_ABORT,
559   Mpi2TargetModeAbort_t, MPI2_POINTER pMpi2TargetModeAbort_t;

561 /* Target Mode Abort AbortType values */

563 #define MPI2_TARGET_MODE_ABORT_ALL_CMD_BUFFERS    (0x00)
564 #define MPI2_TARGET_MODE_ABORT_ALL_IO            (0x01)
565 #define MPI2_TARGET_MODE_ABORT_EXACT_IO          (0x02)
566 #define MPI2_TARGET_MODE_ABORT_EXACT_IO_REQUEST (0x03)
567 #define MPI2_TARGET_MODE_ABORT_IO_REQUEST_AND_IO (0x04)
568 #define MPI2_TARGET_MODE_ABORT_DEVHANDLE        (0x05)
569 #define MPI2_TARGET_MODE_ABORT_ALL_COMMANDS      (0x06)

572 /*****
573 * Target Mode Abort Reply
574 *****/

576 typedef struct _MPI2_TARGET_MODE_ABORT_REPLY
577 {
578     U16          Reserved;            /* 0x00 */
579     U8           MsgLength;           /* 0x02 */
580     U8           Function;            /* 0x03 */
581     U16          Reserved1;           /* 0x04 */
582     U8           Reserved2;           /* 0x06 */
583     U8           MsgFlags;           /* 0x07 */
584     U8           VP_ID;              /* 0x08 */
585     U8           VF_ID;              /* 0x09 */
586     U16          Reserved3;           /* 0x0A */
587     U16          Reserved4;           /* 0x0C */
588     U16          IOCStatus;           /* 0x0E */
589     U32          IOCLogInfo;         /* 0x10 */

```

```

590     U32          AbortCount;          /* 0x14 */
591 } MPI2_TARGET_MODE_ABORT_REPLY, MPI2_POINTER PTR_MPI2_TARGET_MODE_ABORT_REPLY,
592   Mpi2TargetModeAbortReply_t, MPI2_POINTER pMpi2TargetModeAbortReply_t;

595 #endif

```

```

*****
27717 Tue Jun 17 10:46:19 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_tool.h
51  * Title: MPI diagnostic tool structures and definitions
52  * Creation Date: March 26, 2007
53 */
54 * mpi2_tool.h Version: 02.00.11
55 * mpi2_tool.h Version: 02.00.04
56 *
57 * Version History
58 * -----
59 *
60 * Date Version Description
61 * -----
62 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
63 * 12-18-07 02.00.01 Added Diagnostic Buffer Post and Diagnostic Release
64 * structures and defines.
65 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
66 * 05-06-09 02.00.03 Added ISTWI Read Write Tool and Diagnostic CLI Tool.
67 * 07-30-09 02.00.04 Added ExtendedType field to DiagnosticBufferPost request
68 * and reply messages.
69 * Added MPI2_DIAG_BUF_TYPE_EXTENDED.
70 * Incremented MPI2_DIAG_BUF_TYPE_COUNT.
71 * 05-12-10 02.00.05 Added Diagnostic Data Upload tool.
72 * 08-11-10 02.00.06 Added defines that were missing for Diagnostic Buffer
73 * Post Request.
74 * 05-25-11 02.00.07 Added Flags field and related defines to
75 * MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST.
76 * 11-18-11 02.00.08 Incorporating additions for MPI v2.5.
77 * 07-10-12 02.00.09 Add MPI v2.5 Toolbox Diagnostic CLI Tool Request
78 * message.
79 * 07-26-12 02.00.10 Modified MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST so that
80 * it uses MPI Chain SGE as well as MPI Simple SGE.
81 * 08-19-13 02.00.11 Added MPI2_TOOLBOX_TEXT_DISPLAY_TOOL and related info.
82 * -----
83 */
84
85 #ifndef MPI2_TOOL_H
86 #define MPI2_TOOL_H
87
88 /*****
89  *
90  * Toolbox Messages
91  *
92  *****/
93
94 /* defines for the Tools */
95 #define MPI2_TOOLBOX_CLEAN_TOOL (0x00)
96 #define MPI2_TOOLBOX_MEMORY_MOVE_TOOL (0x01)
97 #define MPI2_TOOLBOX_DIAG_DATA_UPLOAD_TOOL (0x02)
98 #define MPI2_TOOLBOX_ISTWI_READ_WRITE_TOOL (0x03)
99 #define MPI2_TOOLBOX_BEACON_TOOL (0x05)
100 #define MPI2_TOOLBOX_DIAGNOSTIC_CLI_TOOL (0x06)
101 #define MPI2_TOOLBOX_TEXT_DISPLAY_TOOL (0x07)

```

```

87 /*****
88 * Toolbox reply
89 *****/

91 typedef struct _MPI2_TOOLBOX_REPLY
92 {
93     U8           Tool;           /* 0x00 */
94     U8           Reserved1;     /* 0x01 */
95     U8           MsgLength;    /* 0x02 */
96     U8           Function;     /* 0x03 */
97     U16          Reserved2;    /* 0x04 */
98     U8           Reserved3;    /* 0x06 */
99     U8           MsgFlags;     /* 0x07 */
100    U8           VP_ID;        /* 0x08 */
101    U8           VF_ID;        /* 0x09 */
102    U16          Reserved4;    /* 0x0A */
103    U16          Reserved5;    /* 0x0C */
104    U16          IOCStatus;    /* 0x0E */
105    U32          IOCLogInfo;   /* 0x10 */
106 } MPI2_TOOLBOX_REPLY, MPI2_POINTER PTR_MPI2_TOOLBOX_REPLY,
    unchanged portion omitted
161 MPI2ToolboxMemMoveRequest_t, MPI2_POINTER pMpi2ToolboxMemMoveRequest_t;

164 /*****
165 * Toolbox Diagnostic Data Upload request
166 *****/

168 typedef struct _MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST
169 {
170     U8           Tool;           /* 0x00 */
171     U8           Reserved1;     /* 0x01 */
172     U8           ChainOffset;   /* 0x02 */
173     U8           Function;     /* 0x03 */
174     U16          Reserved2;    /* 0x04 */
175     U8           Reserved3;    /* 0x06 */
176     U8           MsgFlags;     /* 0x07 */
177     U8           VP_ID;        /* 0x08 */
178     U8           VF_ID;        /* 0x09 */
179     U16          Reserved4;    /* 0x0A */
180     U8           SGLFlags;     /* 0x0C */
181     U8           Reserved5;    /* 0x0D */
182     U16          Reserved6;    /* 0x0E */
183     U32          Flags;        /* 0x10 */
184     U32          DataLength;   /* 0x14 */
185     MPI2_SGE_SIMPLE_UNION    SGL; /* 0x18 */
186 } MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST,
187 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST,
188 Mpi2ToolboxDiagDataUploadRequest_t,
189 MPI2_POINTER pMpi2ToolboxDiagDataUploadRequest_t;

191 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */

194 typedef struct _MPI2_DIAG_DATA_UPLOAD_HEADER
195 {
196     U32          DiagDataLength; /* 00h */
197     U8           FormatCode;     /* 04h */
198     U8           Reserved1;     /* 05h */
199     U16          Reserved2;     /* 06h */
200 } MPI2_DIAG_DATA_UPLOAD_HEADER, MPI2_POINTER PTR_MPI2_DIAG_DATA_UPLOAD_HEADER,
201 Mpi2DiagDataUploadHeader_t, MPI2_POINTER pMpi2DiagDataUploadHeader_t;

```

```

204 /*****
205 * Toolbox ISTWI Read Write Tool
206 *****/

208 /* Toolbox ISTWI Read Write Tool request message */
209 typedef struct _MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST
210 {
211     U8           Tool;           /* 0x00 */
212     U8           Reserved1;     /* 0x01 */
213     U8           ChainOffset;   /* 0x02 */
214     U8           Function;     /* 0x03 */
215     U16          Reserved2;    /* 0x04 */
216     U8           Reserved3;    /* 0x06 */
217     U8           MsgFlags;     /* 0x07 */
218     U8           VP_ID;        /* 0x08 */
219     U8           VF_ID;        /* 0x09 */
220     U16          Reserved4;    /* 0x0A */
221     U32          Reserved5;    /* 0x0C */
222     U32          Reserved6;    /* 0x10 */
223     U8           DevIndex;     /* 0x14 */
224     U8           Action;       /* 0x15 */
225     U8           SGLFlags;     /* 0x16 */
226     U8           Flags;       /* 0x17 */
227     U8           Reserved7;    /* 0x17 */
228     U16          TxDataLength; /* 0x18 */
229     U16          RxDataLength; /* 0x1A */
230     U32          Reserved8;    /* 0x1C */
231     U32          Reserved9;    /* 0x20 */
232     U32          Reserved10;   /* 0x24 */
233     U32          Reserved11;   /* 0x28 */
234     U32          Reserved12;   /* 0x2C */
235     MPI2_SGE_SIMPLE_UNION    SGL; /* 0x30 */
236 } MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST,
237 MPI2_POINTER PTR_MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST,
238 Mpi2ToolboxIstwiReadWriteRequest_t,
239 MPI2_POINTER pMpi2ToolboxIstwiReadWriteRequest_t;

240 /* values for the Action field */
241 #define MPI2_TOOL_ISTWI_ACTION_READ_DATA      (0x01)
242 #define MPI2_TOOL_ISTWI_ACTION_WRITE_DATA    (0x02)
243 #define MPI2_TOOL_ISTWI_ACTION_SEQUENCE     (0x03)
244 #define MPI2_TOOL_ISTWI_ACTION_RESERVE_BUS  (0x10)
245 #define MPI2_TOOL_ISTWI_ACTION_RELEASE_BUS  (0x11)
246 #define MPI2_TOOL_ISTWI_ACTION_RESET       (0x12)

248 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */
211 /* values for SGLFlags field are in the SGL section of mpi2.h */

250 /* values for the Flags field */
251 #define MPI2_TOOL_ISTWI_FLAG_AUTO_RESERVE_RELEASE (0x80)
252 #define MPI2_TOOL_ISTWI_FLAG_PAGE_ADDR_MASK     (0x07)

255 /* Toolbox ISTWI Read Write Tool reply message */
256 typedef struct _MPI2_TOOLBOX_ISTWI_REPLY
257 {
258     U8           Tool;           /* 0x00 */
259     U8           Reserved1;     /* 0x01 */
260     U8           MsgLength;    /* 0x02 */
261     U8           Function;     /* 0x03 */
262     U16          Reserved2;    /* 0x04 */
263     U8           Reserved3;    /* 0x06 */
264     U8           MsgFlags;     /* 0x07 */
265     U8           VP_ID;        /* 0x08 */
266     U8           VF_ID;        /* 0x09 */
267     U16          Reserved4;    /* 0x0A */

```

```

268 U16 Reserved5; /* 0x0C */
269 U16 IOCStatus; /* 0x0E */
270 U32 IOCLogInfo; /* 0x10 */
271 U8 DevIndex; /* 0x14 */
272 U8 Action; /* 0x15 */
273 U8 IstwiStatus; /* 0x16 */
274 U8 Reserved6; /* 0x17 */
275 U16 TxDataCount; /* 0x18 */
276 U16 RxDataCount; /* 0x1A */
277 } MPI2_TOOLBOX_ISTWI_REPLY, MPI2_POINTER PTR_MPI2_TOOLBOX_ISTWI_REPLY,
    unchanged_portion_omitted
302 Mpi2ToolboxBeaconRequest_t, MPI2_POINTER pMpi2ToolboxBeaconRequest_t;

304 /* values for the Flags field */
305 #define MPI2_TOOLBOX_FLAGS_BEACONMODE_OFF (0x00)
306 #define MPI2_TOOLBOX_FLAGS_BEACONMODE_ON (0x01)

309 /*****
310 * Toolbox Diagnostic CLI Tool
311 *****/

313 #define MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH (0x5C)

315 /* MPI v2.0 Toolbox Diagnostic CLI Tool request message */
274 /* Toolbox Diagnostic CLI Tool request message */
316 typedef struct _MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST
317 {
318 U8 Tool; /* 0x00 */
319 U8 Reserved1; /* 0x01 */
320 U8 ChainOffset; /* 0x02 */
321 U8 Function; /* 0x03 */
322 U16 Reserved2; /* 0x04 */
323 U8 Reserved3; /* 0x06 */
324 U8 MsgFlags; /* 0x07 */
325 U8 VP_ID; /* 0x08 */
326 U8 VF_ID; /* 0x09 */
327 U16 Reserved4; /* 0x0A */
328 U8 SGLFlags; /* 0x0C */
329 U8 Reserved5; /* 0x0D */
330 U16 Reserved6; /* 0x0E */
331 U32 DataLength; /* 0x10 */
332 U8 DiagnosticCliCommand[MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH]
333 MPI2_MPI_SGE_IO_UNION SGL; /* 0x70 */
292 MPI2_SGE_SIMPLE_UNION SGL; /* 0x70 */
334 } MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
335 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
336 Mpi2ToolboxDiagnosticCliRequest_t,
337 MPI2_POINTER pMpi2ToolboxDiagnosticCliRequest_t;

339 /* use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
298 /* values for SGLFlags field are in the SGL section of mpi2.h */

342 /* MPI v2.5 Toolbox Diagnostic CLI Tool request message */
343 typedef struct _MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST
344 {
345 U8 Tool; /* 0x00 */
346 U8 Reserved1; /* 0x01 */
347 U8 ChainOffset; /* 0x02 */
348 U8 Function; /* 0x03 */
349 U16 Reserved2; /* 0x04 */
350 U8 Reserved3; /* 0x06 */
351 U8 MsgFlags; /* 0x07 */
352 U8 VP_ID; /* 0x08 */
353 U8 VF_ID; /* 0x09 */

```

```

354 U16 Reserved4; /* 0x0A */
355 U32 Reserved5; /* 0x0C */
356 U32 DataLength; /* 0x10 */
357 U8 DiagnosticCliCommand[MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH]
358 MPI25_SGE_IO_UNION SGL; /* 0x70 */
359 } MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
360 MPI2_POINTER PTR_MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
361 Mpi25ToolboxDiagnosticCliRequest_t,
362 MPI2_POINTER pMpi25ToolboxDiagnosticCliRequest_t;

365 /* Toolbox Diagnostic CLI Tool reply message */
366 typedef struct _MPI2_TOOLBOX_DIAGNOSTIC_CLI_REPLY
367 {
368 U8 Tool; /* 0x00 */
369 U8 Reserved1; /* 0x01 */
370 U8 MsgLength; /* 0x02 */
371 U8 Function; /* 0x03 */
372 U16 Reserved2; /* 0x04 */
373 U8 Reserved3; /* 0x06 */
374 U8 MsgFlags; /* 0x07 */
375 U8 VP_ID; /* 0x08 */
376 U8 VF_ID; /* 0x09 */
377 U16 Reserved4; /* 0x0A */
378 U16 Reserved5; /* 0x0C */
379 U16 IOCStatus; /* 0x0E */
380 U32 IOCLogInfo; /* 0x10 */
381 U32 ReturnedDataLength; /* 0x14 */
382 } MPI2_TOOLBOX_DIAGNOSTIC_CLI_REPLY,
383 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAG_CLI_REPLY,
384 Mpi2ToolboxDiagnosticCliReply_t,
385 MPI2_POINTER pMpi2ToolboxDiagnosticCliReply_t;

388 /*****
389 * Toolbox Console Text Display Tool
390 *****/

392 /* Toolbox Console Text Display Tool request message */
393 typedef struct _MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST
394 {
395 U8 Tool; /* 0x00 */
396 U8 Reserved1; /* 0x01 */
397 U8 ChainOffset; /* 0x02 */
398 U8 Function; /* 0x03 */
399 U16 Reserved2; /* 0x04 */
400 U8 Reserved3; /* 0x06 */
401 U8 MsgFlags; /* 0x07 */
402 U8 VP_ID; /* 0x08 */
403 U8 VF_ID; /* 0x09 */
404 U16 Reserved4; /* 0x0A */
405 U8 Console; /* 0x0C */
406 U8 Flags; /* 0x0D */
407 U16 Reserved6; /* 0x0E */
408 U8 TextToDisplay[4]; /* 0x10 */ /* actual length dete
409 } MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST,
410 MPI2_POINTER PTR_MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST,
411 Mpi2ToolboxTextDisplayRequest_t,
412 MPI2_POINTER pMpi2ToolboxTextDisplayRequest_t;

414 /* defines for the Console field */
415 #define MPI2_TOOLBOX_CONSOLE_TYPE_MASK (0xF0)
416 #define MPI2_TOOLBOX_CONSOLE_TYPE_DEFAULT (0x00)
417 #define MPI2_TOOLBOX_CONSOLE_TYPE_UART (0x10)
418 #define MPI2_TOOLBOX_CONSOLE_TYPE_ETHERNET (0x20)

```

```

420 #define MPI2_TOOLBOX_CONSOLE_NUMBER_MASK      (0x0F)
422 /* defines for the Flags field */
423 #define MPI2_TOOLBOX_CONSOLE_FLAG_TIMESTAMP    (0x01)

427 /*****
428 *
429 *      Diagnostic Buffer Messages
430 *
431 *****/

434 /*****
435 *      Diagnostic Buffer Post request
436 *****/

438 typedef struct _MPI2_DIAG_BUFFER_POST_REQUEST
439 {
440     U8          ExtendedType;          /* 0x00 */
441     U8          BufferType;            /* 0x01 */
442     U8          ChainOffset;          /* 0x02 */
443     U8          Function;             /* 0x03 */
444     U16         Reserved2;           /* 0x04 */
445     U8          Reserved3;           /* 0x06 */
446     U8          MsgFlags;            /* 0x07 */
447     U8          VP_ID;               /* 0x08 */
448     U8          VF_ID;               /* 0x09 */
449     U16         Reserved4;           /* 0x0A */
450     U64         BufferAddress;         /* 0x0C */
451     U32         BufferLength;         /* 0x14 */
452     U32         Reserved5;           /* 0x18 */
453     U32         Reserved6;           /* 0x1C */
454     U32         Flags;               /* 0x20 */
455     U32         ProductSpecific[23]; /* 0x24 */
456 } MPI2_DIAG_BUFFER_POST_REQUEST, MPI2_POINTER PTR_MPI2_DIAG_BUFFER_POST_REQUEST,
457   Mpi2DiagBufferPostRequest_t, MPI2_POINTER pMpi2DiagBufferPostRequest_t;

459 /* values for the ExtendedType field */
460 #define MPI2_DIAG_EXTENDED_TYPE_UTILIZATION    (0x02)

462 /* values for the BufferType field */
463 #define MPI2_DIAG_BUF_TYPE_TRACE              (0x00)
464 #define MPI2_DIAG_BUF_TYPE_SNAPSHOT          (0x01)
465 #define MPI2_DIAG_BUF_TYPE_EXTENDED         (0x02)
466 /* count of the number of buffer types */
467 #define MPI2_DIAG_BUF_TYPE_COUNT             (0x03)

469 /* values for the Flags field */
470 #define MPI2_DIAG_BUF_FLAG_RELEASE_ON_FULL    (0x00000002) /* for MPI v2.0
471 #define MPI2_DIAG_BUF_FLAG_IMMEDIATE_RELEASE (0x00000001)

```

```

474 /*****
475 *      Diagnostic Buffer Post reply
476 *****/

478 typedef struct _MPI2_DIAG_BUFFER_POST_REPLY
479 {
480     U8          ExtendedType;          /* 0x00 */
481     U8          BufferType;            /* 0x01 */
482     U8          MsgLength;            /* 0x02 */
483     U8          Function;             /* 0x03 */
484     U16         Reserved2;           /* 0x04 */
485     U8          Reserved3;           /* 0x06 */

```

```

486     U8          MsgFlags;            /* 0x07 */
487     U8          VP_ID;               /* 0x08 */
488     U8          VF_ID;               /* 0x09 */
489     U16         Reserved4;           /* 0x0A */
490     U16         Reserved5;           /* 0x0C */
491     U16         IOCStatus;           /* 0x0E */
492     U32         IOCLogInfo;          /* 0x10 */
493     U32         TransferLength;      /* 0x14 */
494 } MPI2_DIAG_BUFFER_POST_REPLY, MPI2_POINTER PTR_MPI2_DIAG_BUFFER_POST_REPLY,
_____ unchanged_portion_omitted

```

```

*****
3757 Tue Jun 17 10:46:19 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_type.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_type.h
51  * Title: MPI basic type definitions
52  * Creation Date: August 16, 2006
53  *
54  * mpi2_type.h Version: 02.00.00
55  *
56  * Version History
57  * -----
58  * Date      Version  Description
59  * -----
60  * 04-30-07  02.00.00  Corresponds to Fusion-MPT MPI Specification Rev A.
61  * -----
62  */
63
64 #ifndef MPI2_TYPE_H
65 #define MPI2_TYPE_H
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```
86     typedef unsigned int    U32;
88 #else
90     typedef signed   long    S32;
91     typedef unsigned long    U32;
93 #endif
94 #endif
96 typedef struct _S64
97 {
98     U32          Low;
99     S32          High;
100 } S64;
_____ unchanged_portion_omitted_
```