

```

*****
3456 Mon Jun 16 21:18:03 2014
new/usr/src/man/man7d/mpt_sas.7d
NEX-1889 upstream
*****
1  \' te
2  .\' Copyright (c) 2009, Sun Microsystems, Inc. All Rights Reserved
3  .\' Copyright 2014, Nexenta Systems, Inc. All Rights Reserved
4  .\' The contents of this file are subject to the terms of the Common Development
5  .\' or http://www.opensolaris.org/os/licensing. See the License for the specifi
6  .\' the following below this CDDL HEADER, with the fields enclosed by brackets "
7  .TH MPT_SAS 7D "Apr 24, 2014"
6  .TH MPT_SAS 7D "Jul 16, 2009"
8  .SH NAME
9  mpt_sas \- SAS-2/3 host bus adapter driver
8  mpt_sas \- SAS-2 host bus adapter driver
10 .SH SYNOPSIS
11 .sp
12 .in +2
13 .nf
14 scsi@unit-address
15 .fi
16 .in -2

18 .SH DESCRIPTION
19 .sp
20 .LP
21 The \fBmpt_sas\fR host bus adapter driver is a nexus driver that supports the
22 LSI SAS200x/2x08 and SAS300x/3x08 series of chips. These chips support SAS/SATA
23 interfaces, including tagged and untagged queuing, SATA 3G/SAS 3G/SAS 6G/SAS
24 12G.
21 LSI SAS200x/2108 series of chips. These chips support SAS/SATA interfaces,
22 including tagged and untagged queuing, SATA 3G/SAS 3G/SAS 6G.
25 .SS "Configuration"
26 .sp
27 .LP
28 The \fBmpt_sas\fR driver is configured by defining properties in
29 \fBmpt_sas.conf\fR. These properties override the global SCSI settings. The
30 \fBmpt_sas\fR driver supports one modifiable property:
31 .sp
32 .ne 2
33 .na
34 \fB\fBmpxio-disable\fR\fR
35 .ad
36 .sp .6
37 .RS 4n
38 Solaris I/O multipathing is enabled or disabled on SAS devices with the
39 \fBmpxio-disable\fR property. Specifying \fBmpxio-disable="no"\fR activates I/O
40 multipathing, while \fBmpxio-disable="yes"\fR disables I/O multipathing.
41 .sp
42 Solaris I/O multipathing can be enabled or disabled on a per port basis. Per
43 port settings override the global setting for the specified ports.
44 .sp
45 The following example shows how to disable multipathing on port 0 whose parent
46 is \fBpci@0,0/pci8086,29401c/pci1000,72@0\fR:
47 .sp
48 .in +2
49 .nf
50 name="mpt_sas" parent="/pci@0,0/pci8086,29401c/pci1000,72@0"
51 mpxio-disable="yes";
52 .fi
53 .in -2

55 .RE

57 .SH EXAMPLES

```

```

58 .LP
59 \fBExample 1\fR Using the \fBmpt_sas\fR Configuration File to Disable MPXIO
60 .sp
61 .LP
62 Create a file called \fBkernel/drv/mpt_sas.conf\fR and add the following line:

64 .sp
65 .in +2
66 .nf
67 name="mpt_sas" parent="/pci@0,0/pci8086,29401c/pci1000,72@0"
68 mpxio-disable="yes";
69 .fi
70 .in -2

72 .SH FILES
73 .sp
74 .ne 2
75 .na
76 \fB\fBkernel/drv/mpt_sas\fR\fR
77 .ad
78 .sp .6
79 .RS 4n
80 32-bit ELF kernel module
81 .RE

83 .sp
84 .ne 2
85 .na
86 \fB\fBkernel/drv/sparcv9/mpt_sas\fR\fR
87 .ad
88 .sp .6
89 .RS 4n
90 64-bit SPARC ELF kernel module
91 .RE

93 .sp
94 .ne 2
95 .na
96 \fB\fBkernel/drv/amd64/mpt_sas\fR\fR
97 .ad
98 .sp .6
99 .RS 4n
100 64-bit x86 ELF kernel module
101 .RE

103 .sp
104 .ne 2
105 .na
106 \fB\fBkernel/drv/mpt_sas.conf\fR\fR
107 .ad
108 .sp .6
109 .RS 4n
110 Optional configuration file
111 .RE

113 .SH ATTRIBUTES
114 .sp
115 .LP
116 See \fBattributes\fR(5) for a description of the following attributes:
117 .sp

119 .sp
120 .TS
121 box;
122 1 | 1
123 1 | 1 .

```

new/usr/src/man/man7d/mpt\_sas.7d

3

```
124 ATTRIBUTE TYPE  ATTRIBUTE VALUE
125 _
126 Architecture    SPARC, x86
127 .TE
```

```
129 .SH SEE ALSO
```

```
130 .sp
```

```
131 .LP
```

```
132 \fBprtconf\fR(1M), \fBdriver.conf\fR(4), \fBpci\fR(4), \fBattributes\fR(5),
133 \fBscsi_abort\fR(9F), \fBscsi_device\fR(9S), \fBscsi_extended_sense\fR(9S),
134 \fBscsi_inquiry\fR(9S), \fBscsi_hba_attach_setup\fR(9F),
135 \fBscsi_ifgetcap\fR(9F), \fBscsi_ifsetcap\fR(9F), \fBscsi_pkt\fR(9S),
136 \fBscsi_reset\fR(9F), \fBscsi_sync_pkt\fR(9F), \fBscsi_transport\fR(9F),
```

```

*****
2864 Mon Jun 16 21:18:03 2014
new/usr/src/pkg/manifests/driver-storage-mpt_sas.mf
NEX-1889 upstream
*****
1 #
2 # CDDL HEADER START
3 #
4 # The contents of this file are subject to the terms of the
5 # Common Development and Distribution License (the "License").
6 # You may not use this file except in compliance with the License.
7 #
8 # You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 # or http://www.opensolaris.org/os/licensing.
10 # See the License for the specific language governing permissions
11 # and limitations under the License.
12 #
13 # When distributing Covered Code, include this CDDL HEADER in each
14 # file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 # If applicable, add the following below this CDDL HEADER, with the
16 # fields enclosed by brackets "[]" replaced with your own identifying
17 # information: Portions Copyright [yyyy] [name of copyright owner]
18 #
19 # CDDL HEADER END
20 #
21 #
22 #
23 # Copyright (c) 2010, Oracle and/or its affiliates. All rights reserved.
24 # Copyright 2014, Nexenta Systems, Inc. All Rights Reserved
25 #
26 #
27 #
28 # The default for payload-bearing actions in this package is to appear in the
29 # global zone only. See the include file for greater detail, as well as
30 # information about overriding the defaults.
31 #
32 <include global_zone_only_component>
33 set name=pkg.fmri value=pkg:/driver/storage/mpt_sas@$(PKGVERS)
34 set name=pkg.description value="LSI MPT SAS 2.0/2.5 Controller HBA Driver"
35 set name=pkg.summary value="LSI MPT SAS 2.0/2.5 Controller HBA Driver"
36 set name=info.classification \
37     value=org.opensolaris.category.2008:Drivers/Storage
38 set name=variant.arch value=$(ARCH)
39 dir path=kernel group=sys
40 dir path=kernel/drv group=sys
41 dir path=kernel/drv/$(ARCH64) group=sys
42 dir path=usr/share/man
43 dir path=usr/share/man/man7d
44 driver name=mpt_sas class=scsi-self-identifying \
45     alias=pci1000,64 \
46     alias=pci1000,70 \
47     alias=pci1000,72 \
48     alias=pci1000,76 \
49     alias=pciex1000,64 \
50     alias=pciex1000,65 \
51     alias=pciex1000,6e \
52     alias=pciex1000,70 \
53     alias=pciex1000,72 \
54     alias=pciex1000,74 \
55     alias=pciex1000,76 \
56     alias=pciex1000,77 \
57     alias=pciex1000,7e \
58     alias=pciex1000,80 \
59     alias=pciex1000,81 \

```

```

60     alias=pciex1000,82 \
61     alias=pciex1000,83 \
62     alias=pciex1000,84 \
63     alias=pciex1000,85 \
64     alias=pciex1000,86 \
65     alias=pciex1000,87 \
66     alias=pciex1000,90 \
67     alias=pciex1000,91 \
68     alias=pciex1000,92 \
69     alias=pciex1000,93 \
70     alias=pciex1000,94 \
71     alias=pciex1000,95 \
72     alias=pciex1000,96 \
73     alias=pciex1000,97
53     alias=pciex1000,87
74 file path=kernel/drv/$(ARCH64)/mpt_sas group=sys
75 $(i386_ONLY)file path=kernel/drv/mpt_sas group=sys
76 file path=kernel/drv/mpt_sas.conf group=sys \
77     original_name=SUNWmptsas:kernel/drv/mpt_sas.conf preserve=true
78 file path=usr/share/man/man7d/mpt_sas.7d
79 legacy pkg=SUNWmptsas desc="LSI MPT SAS 2.0/2.5 Controller HBA Driver" \
80     name="LSI MPT SAS 2.0/2.5 Controller HBA Driver"
59 legacy pkg=SUNWmptsas desc="LSI MPT SAS 2.0 Controller HBA Driver" \
60     name="LSI MPT SAS 2.0 Controller HBA Driver"
81 license cr_Sun license=cr_Sun
82 license lic_CDDL license=lic_CDDL

```

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mpt\_sas.conf

1

\*\*\*\*\*

1812 Mon Jun 16 21:18:03 2014

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mpt\_sas.conf

NEX-1889 upstream

\*\*\*\*\*

```
1 #
2 # CDDL HEADER START
3 #
4 # The contents of this file are subject to the terms of the
5 # Common Development and Distribution License (the "License").
6 # You may not use this file except in compliance with the License.
7 #
8 # You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 # or http://www.opensolaris.org/os/licensing.
10 # See the License for the specific language governing permissions
11 # and limitations under the License.
12 #
13 # When distributing Covered Code, include this CDDL HEADER in each
14 # file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 # If applicable, add the following below this CDDL HEADER, with the
16 # fields enclosed by brackets "[]" replaced with your own identifying
17 # information: Portions Copyright [yyyy] [name of copyright owner]
18 #
19 # CDDL HEADER END
20 #
21 #
22 # Copyright 2009 Sun Microsystems, Inc. All rights reserved.
23 # Use is subject to license terms.
24 #
25 #
26 #
27 #
28 # The mpt_sas driver, as a pHCI driver, must specify the vHCI class it
29 # belongs to(scsi_vhci).
30 #
31 ddi-vhci-class="scsi_vhci";
32 #
33 # I/O multipathing feature (MPxIO) can be enabled or disabled using
34 # mpzio-disable property. Setting mpzio-disable="no" will activate
35 # I/O multipathing; setting mpzio-disable="yes" disables the feature.
36 #
37 # Global mpzio-disable property:
38 #
39 # To globally enable MPxIO on all LSI MPT SAS 2.0/2.5 controllers set:
40 # To globally enable MPxIO on all LSI MPT SAS 2.0 controllers set:
41 # mpzio-disable="no";
42 #
43 # To globally disable MPxIO on all LSI MPT SAS 2.0/2.5 controllers set:
44 # To globally disable MPxIO on all LSI MPT SAS 2.0 controllers set:
45 # mpzio-disable="yes";
46 #
47 # You can also enable or disable MPxIO on a per HBA basis.
48 # Per HBA settings override the global setting for the specified HBAs.
49 # To disable MPxIO on a controller whose parent is /pci@7c0/pci@0/pci@9
50 # and the unit-address is "0" set:
51 # name="mpt_sas" parent="/pci@7c0/pci@0/pci@9" unit-address="0" mpzio-disable="y
52 # mpzio-disable="no";
```

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mptsas.c

1

```
*****
441881 Mon Jun 16 21:18:03 2014
new/usr/src/uts/common/io/scsi/adapters/mpt_sas/mptsas.c
NEX-1889 upstream
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright (c) 2009, 2010, Oracle and/or its affiliates. All rights reserved.
24  * Copyright 2014 Nexenta Systems, Inc. All rights reserved.
25  * Copyright (c) 2014, Joyent, Inc. All rights reserved.
26  * Copyright 2014 OmniTI Computer Consulting, Inc. All rights reserved.
27  * Copyright (c) 2014, Tegile Systems Inc. All rights reserved.
28 */

30 /*
31  * Copyright (c) 2000 to 2010, LSI Corporation.
32  * All rights reserved.
33  *
34  * Redistribution and use in source and binary forms of all code within
35  * this file that is exclusively owned by LSI, with or without
36  * modification, is permitted provided that, in addition to the CDDL 1.0
37  * License requirements, the following conditions are met:
38  *
39  * Neither the name of the author nor the names of its contributors may be
40  * used to endorse or promote products derived from this software without
41  * specific prior written permission.
42  *
43  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
44  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
45  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
46  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
47  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
48  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
49  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
50  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
51  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
52  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
53  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
54  * DAMAGE.
55 */

57 /*
58  * mptsas - This is a driver based on LSI Logic's MPT2.0 interface.
59  *
60 */
```

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mptsas.c

2

```
62 #if defined(lint) || defined(DEBUG)
63 #define MPTSAS_DEBUG
64 #endif

66 /*
67  * standard header files.
68 */
69 #include <sys/note.h>
70 #include <sys/scsi/scsi.h>
71 #include <sys/pci.h>
72 #include <sys/file.h>
73 #include <sys/policy.h>
74 #include <sys/model.h>
75 #include <sys/sysevent.h>
76 #include <sys/sysevent/eventdefs.h>
77 #include <sys/sysevent/dr.h>
78 #include <sys/sata/sata_defs.h>
79 #include <sys/scsi/generic/sas.h>
80 #include <sys/scsi/impl/scsi_sas.h>

82 #pragma pack(1)
83 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_type.h>
84 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2.h>
85 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_cnfg.h>
86 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_init.h>
87 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h>
88 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h>
89 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h>
90 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_raid.h>
91 #pragma pack()

93 /*
94  * private header files.
95  *
96 */
97 #include <sys/scsi/impl/scsi_reset_notify.h>
98 #include <sys/scsi/adapters/mpt_sas/mptsas_var.h>
99 #include <sys/scsi/adapters/mpt_sas/mptsas_ioctl.h>
100 #include <sys/scsi/adapters/mpt_sas/mptsas_smhba.h>
101 #include <sys/scsi/adapters/mpt_sas/mptsas_hash.h>
102 #include <sys/raidiocntl.h>

104 #include <sys/fs/dv_node.h> /* devfs_clean */

106 /*
107  * FMA header files
108 */
109 #include <sys/ddifm.h>
110 #include <sys/fm/protocol.h>
111 #include <sys/fm/util.h>
112 #include <sys/fm/io/ddi.h>

114 /*
115  * autoconfiguration data and routines.
116 */
117 static int mptsas_attach(dev_info_t *dip, ddi_attach_cmd_t cmd);
118 static int mptsas_detach(dev_info_t *devi, ddi_detach_cmd_t cmd);
119 static int mptsas_power(dev_info_t *dip, int component, int level);

121 /*
122  * cb_ops function
123 */
124 static int mptsas_ioctl(dev_t dev, int cmd, intptr_t data, int mode,
125 cred_t *credp, int *rval);
126 #ifdef __sparc
127 static int mptsas_reset(dev_info_t *devi, ddi_reset_cmd_t cmd);
```

```

128 #else /* __sparc */
129 static int mptsas_quiesce(dev_info_t *devi);
130 #endif /* __sparc */

132 /*
133  * Resource initialization for hardware
134  */
135 static void mptsas_setup_cmd_reg(mptsas_t *mpt);
136 static void mptsas_disable_bus_master(mptsas_t *mpt);
137 static void mptsas_hba_fini(mptsas_t *mpt);
138 static void mptsas_cfg_fini(mptsas_t *mptsas_blkp);
139 static int mptsas_hba_setup(mptsas_t *mpt);
140 static void mptsas_hba_teardown(mptsas_t *mpt);
141 static int mptsas_config_space_init(mptsas_t *mpt);
142 static void mptsas_config_space_fini(mptsas_t *mpt);
143 static void mptsas_iport_register(mptsas_t *mpt);
144 static int mptsas_smp_setup(mptsas_t *mpt);
145 static void mptsas_smp_teardown(mptsas_t *mpt);
146 static int mptsas_cache_create(mptsas_t *mpt);
147 static void mptsas_cache_destroy(mptsas_t *mpt);
148 static int mptsas_alloc_request_frames(mptsas_t *mpt);
149 static int mptsas_alloc_reply_frames(mptsas_t *mpt);
150 static int mptsas_alloc_free_queue(mptsas_t *mpt);
151 static int mptsas_alloc_post_queue(mptsas_t *mpt);
152 static void mptsas_alloc_reply_args(mptsas_t *mpt);
153 static int mptsas_alloc_extra_sgl_frame(mptsas_t *mpt, mptsas_cmd_t *cmd);
154 static void mptsas_free_extra_sgl_frame(mptsas_t *mpt, mptsas_cmd_t *cmd);
155 static int mptsas_init_chip(mptsas_t *mpt, int first_time);

157 /*
158  * SCSI function prototypes
159  */
160 static int mptsas_scsi_start(struct scsi_address *ap, struct scsi_pkt *pkt);
161 static int mptsas_scsi_reset(struct scsi_address *ap, int level);
162 static int mptsas_scsi_abort(struct scsi_address *ap, struct scsi_pkt *pkt);
163 static int mptsas_scsi_getcap(struct scsi_address *ap, char *cap, int tgtonly);
164 static int mptsas_scsi_setcap(struct scsi_address *ap, char *cap, int value,
165     int tgtonly);
166 static void mptsas_scsi_dmafree(struct scsi_address *ap, struct scsi_pkt *pkt);
167 static struct scsi_pkt *mptsas_scsi_init_pkt(struct scsi_address *ap,
168     struct scsi_pkt *pkt, struct buf *bp, int cmdlen, int statuslen,
169     int tgtlen, int flags, int (*callback)(), caddr_t arg);
170 static void mptsas_scsi_sync_pkt(struct scsi_address *ap, struct scsi_pkt *pkt);
171 static void mptsas_scsi_destroy_pkt(struct scsi_address *ap,
172     struct scsi_pkt *pkt);
173 static int mptsas_scsi_tgt_init(dev_info_t *hba_dip, dev_info_t *tgt_dip,
174     scsi_hba_tran_t *hba_tran, struct scsi_device *sd);
175 static void mptsas_scsi_tgt_free(dev_info_t *hba_dip, dev_info_t *tgt_dip,
176     scsi_hba_tran_t *hba_tran, struct scsi_device *sd);
177 static int mptsas_scsi_reset_notify(struct scsi_address *ap, int flag,
178     void (*callback)(caddr_t), caddr_t arg);
179 static int mptsas_get_name(struct scsi_device *sd, char *name, int len);
180 static int mptsas_get_bus_addr(struct scsi_device *sd, char *name, int len);
181 static int mptsas_scsi_quiesce(dev_info_t *dip);
182 static int mptsas_scsi_unquiesce(dev_info_t *dip);
183 static int mptsas_bus_config(dev_info_t *pdip, uint_t flags,
184     ddi_bus_config_op_t op, void *arg, dev_info_t **childp);

186 /*
187  * SMP functions
188  */
189 static int mptsas_smp_start(struct smp_pkt *smp_pkt);

191 /*
192  * internal function prototypes.
193  */

```

```

194 static void mptsas_list_add(mptsas_t *mpt);
195 static void mptsas_list_del(mptsas_t *mpt);

197 static int mptsas_quiesce_bus(mptsas_t *mpt);
198 static int mptsas_unquiesce_bus(mptsas_t *mpt);

200 static int mptsas_alloc_handshake_msg(mptsas_t *mpt, size_t alloc_size);
201 static void mptsas_free_handshake_msg(mptsas_t *mpt);

203 static void mptsas_ncmds_checkdrain(void *arg);

205 static int mptsas_prepare_pkt(mptsas_cmd_t *cmd);
206 static int mptsas_accept_pkt(mptsas_t *mpt, mptsas_cmd_t *sp);
207 static int mptsas_accept_txdg_and_pkt(mptsas_t *mpt, mptsas_cmd_t *sp);
208 static void mptsas_accept_tx_waitq(mptsas_t *mpt);

210 static int mptsas_do_detach(dev_info_t *dev);
211 static int mptsas_do_scsi_reset(mptsas_t *mpt, uint16_t devhdl);
212 static int mptsas_do_scsi_abort(mptsas_t *mpt, int target, int lun,
213     struct scsi_pkt *pkt);
214 static int mptsas_scsi_capchk(char *cap, int tgtonly, int *cidxp);

216 static void mptsas_handle_qfull(mptsas_t *mpt, mptsas_cmd_t *cmd);
217 static void mptsas_handle_event(void *args);
218 static int mptsas_handle_event_sync(void *args);
219 static void mptsas_handle_dr(void *args);
220 static void mptsas_handle_topo_change(mptsas_topo_change_list_t *topo_node,
221     dev_info_t *pdip);

223 static void mptsas_restart_cmd(void *);

225 static void mptsas_flush_hba(mptsas_t *mpt);
226 static void mptsas_flush_target(mptsas_t *mpt, ushort_t target, int lun,
227     uint8_t tasktype);
228 static void mptsas_set_pkt_reason(mptsas_t *mpt, mptsas_cmd_t *cmd,
229     uchar_t reason, uint_t stat);

231 static uint_t mptsas_intr(caddr_t arg1, caddr_t arg2);
232 static void mptsas_process_intr(mptsas_t *mpt,
233     pMpi2ReplyDescriptorsUnion_t reply_desc_union);
234 static void mptsas_handle_scsi_io_success(mptsas_t *mpt,
235     pMpi2ReplyDescriptorsUnion_t reply_desc);
236 static void mptsas_handle_address_reply(mptsas_t *mpt,
237     pMpi2ReplyDescriptorsUnion_t reply_desc);
238 static int mptsas_wait_intr(mptsas_t *mpt, int polltime);
239 static void mptsas_sge_setup(mptsas_t *mpt, mptsas_cmd_t *cmd,
240     uint32_t *control, pMpi2SCSIIORequest_t frame, ddi_acc_handle_t acc_hdl);

242 static void mptsas_watch(void *arg);
243 static void mptsas_watchsubr(mptsas_t *mpt);
244 static void mptsas_cmd_timeout(mptsas_t *mpt, mptsas_target_t *tgt);

246 static void mptsas_start_passthru(mptsas_t *mpt, mptsas_cmd_t *cmd);
247 static int mptsas_do_passthru(mptsas_t *mpt, uint8_t *request, uint8_t *reply,
248     uint8_t *data, uint32_t request_size, uint32_t reply_size,
249     uint32_t data_size, uint8_t direction, uint8_t *dataout,
250     uint32_t data_size, uint32_t direction, uint8_t *dataout,
251     uint32_t dataout_size, short timeout, int mode);

253 static uint8_t mptsas_get_fw_diag_buffer_number(mptsas_t *mpt,
254     uint32_t unique_id);
255 static void mptsas_start_diag(mptsas_t *mpt, mptsas_cmd_t *cmd);
256 static int mptsas_post_fw_diag_buffer(mptsas_t *mpt,
257     mptsas_fw_diagnostic_buffer_t *pBuffer, uint32_t *return_code);
258 static int mptsas_release_fw_diag_buffer(mptsas_t *mpt,

```

```

259     mptsas_fw_diagnostic_buffer_t *pBuffer, uint32_t *return_code,
260     uint32_t diag_type);
261 static int mptsas_diag_register(mptsas_t *mpt,
262     mptsas_fw_diag_register_t *diag_register, uint32_t *return_code);
263 static int mptsas_diag_unregister(mptsas_t *mpt,
264     mptsas_fw_diag_unregister_t *diag_unregister, uint32_t *return_code);
265 static int mptsas_diag_query(mptsas_t *mpt, mptsas_fw_diag_query_t *diag_query,
266     uint32_t *return_code);
267 static int mptsas_diag_read_buffer(mptsas_t *mpt,
268     mptsas_diag_read_buffer_t *diag_read_buffer, uint8_t *ioctl_buf,
269     uint32_t *return_code, int ioctl_mode);
270 static int mptsas_diag_release(mptsas_t *mpt,
271     mptsas_fw_diag_release_t *diag_release, uint32_t *return_code);
272 static int mptsas_do_diag_action(mptsas_t *mpt, uint32_t action,
273     uint8_t *diag_action, uint32_t length, uint32_t *return_code,
274     int ioctl_mode);
275 static int mptsas_diag_action(mptsas_t *mpt, mptsas_diag_action_t *data,
276     int mode);

278 static int mptsas_pkt_alloc_extern(mptsas_t *mpt, mptsas_cmd_t *cmd,
279     int cmdlen, int tgtlen, int statuslen, int kf);
280 static void mptsas_pkt_destroy_extern(mptsas_t *mpt, mptsas_cmd_t *cmd);

282 static int mptsas_kmem_cache_constructor(void *buf, void *cdrarg, int kmflags);
283 static void mptsas_kmem_cache_destructor(void *buf, void *cdrarg);

285 static int mptsas_cache_frames_constructor(void *buf, void *cdrarg,
286     int kmflags);
287 static void mptsas_cache_frames_destructor(void *buf, void *cdrarg);

289 static void mptsas_check_scsi_io_error(mptsas_t *mpt, pMpi2SCSIIOReply_t reply,
290     mptsas_cmd_t *cmd);
291 static void mptsas_check_task_mgt(mptsas_t *mpt,
292     pMpi2SCSIManagementReply_t reply, mptsas_cmd_t *cmd);
293 static int mptsas_send_scsi_cmd(mptsas_t *mpt, struct scsi_address *ap,
294     mptsas_target_t *tgt, uchar_t *cdb, int cdblen, struct buf *data_bp,
295     int *resid);

297 static int mptsas_alloc_active_slots(mptsas_t *mpt, int flag);
298 static void mptsas_free_active_slots(mptsas_t *mpt);
299 static int mptsas_start_cmd(mptsas_t *mpt, mptsas_cmd_t *cmd);

301 static void mptsas_restart_hba(mptsas_t *mpt);
302 static void mptsas_restart_waitq(mptsas_t *mpt);

304 static void mptsas_deliver_doneq_thread(mptsas_t *mpt);
305 static void mptsas_doneq_add(mptsas_t *mpt, mptsas_cmd_t *cmd);
306 static void mptsas_doneq_mv(mptsas_t *mpt, uint64_t t);

308 static mptsas_cmd_t *mptsas_doneq_thread_rm(mptsas_t *mpt, uint64_t t);
309 static void mptsas_doneq_empty(mptsas_t *mpt);
310 static void mptsas_doneq_thread(mptsas_doneq_thread_arg_t *arg);

312 static mptsas_cmd_t *mptsas_waitq_rm(mptsas_t *mpt);
313 static void mptsas_waitq_delete(mptsas_t *mpt, mptsas_cmd_t *cmd);
314 static mptsas_cmd_t *mptsas_tx_waitq_rm(mptsas_t *mpt);
315 static void mptsas_tx_waitq_delete(mptsas_t *mpt, mptsas_cmd_t *cmd);

318 static void mptsas_start_watch_reset_delay();
319 static void mptsas_setup_bus_reset_delay(mptsas_t *mpt);
320 static void mptsas_watch_reset_delay(void *arg);
321 static int mptsas_watch_reset_delay_subr(mptsas_t *mpt);

323 /*
324  * helper functions

```

```

325  */
326 static void mptsas_dump_cmd(mptsas_t *mpt, mptsas_cmd_t *cmd);

328 static dev_info_t *mptsas_find_child(dev_info_t *pdip, char *name);
329 static dev_info_t *mptsas_find_child_phy(dev_info_t *pdip, uint8_t phy);
330 static dev_info_t *mptsas_find_child_addr(dev_info_t *pdip, uint64_t sasaddr,
331     int lun);
332 static mdi_pathinfo_t *mptsas_find_path_addr(dev_info_t *pdip, uint64_t sasaddr,
333     int lun);
334 static mdi_pathinfo_t *mptsas_find_path_phy(dev_info_t *pdip, uint8_t phy);
335 static dev_info_t *mptsas_find_smp_child(dev_info_t *pdip, char *str_wwn);

337 static int mptsas_parse_address(char *name, uint64_t *wwid, uint8_t *phy,
338     int *lun);
339 static int mptsas_parse_smp_name(char *name, uint64_t *wwn);

341 static mptsas_target_t *mptsas_phy_to_tgt(mptsas_t *mpt,
342     mptsas_phymask_t phymask, uint8_t phy);
343 static mptsas_target_t *mptsas_wwid_to_ptgt(mptsas_t *mpt,
344     mptsas_phymask_t phymask, uint64_t wwid);
345 static mptsas_smp_t *mptsas_wwid_to_psmpt(mptsas_t *mpt,
346     mptsas_phymask_t phymask, uint64_t wwid);

348 static int mptsas_inquiry(mptsas_t *mpt, mptsas_target_t *ptgt, int lun,
349     uchar_t page, unsigned char *buf, int len, int *rlen, uchar_t evpd);

351 static int mptsas_get_target_device_info(mptsas_t *mpt, uint32_t page_address,
352     uint16_t *handle, mptsas_target_t **ptgt);
353 static void mptsas_update_phymask(mptsas_t *mpt);

355 static int mptsas_send_sep(mptsas_t *mpt, mptsas_target_t *ptgt,
356     uint32_t *status, uint8_t cmd);
357 static dev_info_t *mptsas_get_dip_from_dev(dev_t dev,
358     mptsas_phymask_t *phymask);
359 static mptsas_target_t *mptsas_addr_to_ptgt(mptsas_t *mpt, char *addr,
360     mptsas_phymask_t *phymask);
361 static int mptsas_flush_led_status(mptsas_t *mpt, mptsas_target_t *ptgt);

364 /*
365  * Enumeration / DR functions
366  */
367 static void mptsas_config_all(dev_info_t *pdip);
368 static int mptsas_config_one_addr(dev_info_t *pdip, uint64_t sasaddr, int lun,
369     dev_info_t **lundip);
370 static int mptsas_config_one_phy(dev_info_t *pdip, uint8_t phy, int lun,
371     dev_info_t **lundip);

373 static int mptsas_config_target(dev_info_t *pdip, mptsas_target_t *ptgt);
374 static int mptsas_offline_target(dev_info_t *pdip, char *name);

376 static int mptsas_config_raid(dev_info_t *pdip, uint16_t target,
377     dev_info_t **dip);

379 static int mptsas_config_luns(dev_info_t *pdip, mptsas_target_t *ptgt);
380 static int mptsas_probe_lun(dev_info_t *pdip, int lun,
381     dev_info_t **dip, mptsas_target_t *ptgt);

383 static int mptsas_create_lun(dev_info_t *pdip, struct scsi_inquiry *sd_inq,
384     dev_info_t **dip, mptsas_target_t *ptgt, int lun);

386 static int mptsas_create_phys_lun(dev_info_t *pdip, struct scsi_inquiry *sd,
387     char *guid, dev_info_t **dip, mptsas_target_t *ptgt, int lun);
388 static int mptsas_create_virt_lun(dev_info_t *pdip, struct scsi_inquiry *sd,
389     char *guid, dev_info_t **dip, mdi_pathinfo_t **pip, mptsas_target_t *ptgt,
390     int lun);

```

```

392 static void mptsas_offline_missed_luns(dev_info_t *pdip,
393     uint16_t *repluns, int lun_cnt, mptsas_target_t *ptgt);
394 static int mptsas_offline_lun(dev_info_t *pdip, dev_info_t *rdip,
395     mdi_pathinfo_t *rpip, uint_t flags);

397 static int mptsas_config_smp(dev_info_t *pdip, uint64_t sas_wnn,
398     dev_info_t **smp_dip);
399 static int mptsas_offline_smp(dev_info_t *pdip, mptsas_smp_t *smp_node,
400     uint_t flags);

402 static int mptsas_event_query(mptsas_t *mpt, mptsas_event_query_t *data,
403     int mode, int *rval);
404 static int mptsas_event_enable(mptsas_t *mpt, mptsas_event_enable_t *data,
405     int mode, int *rval);
406 static int mptsas_event_report(mptsas_t *mpt, mptsas_event_report_t *data,
407     int mode, int *rval);
408 static void mptsas_record_event(void *args);
409 static int mptsas_reg_access(mptsas_t *mpt, mptsas_reg_access_t *data,
410     int mode);

412 mptsas_target_t *mptsas_tgt_alloc(mptsas_t *, uint16_t, uint64_t,
413     uint32_t, mptsas_phymask_t, uint8_t);
414 static mptsas_smp_t *mptsas_smp_alloc(mptsas_t *, mptsas_smp_t *);
415 static int mptsas_online_smp(dev_info_t *pdip, mptsas_smp_t *smp_node,
416     dev_info_t **smp_dip);

418 /*
419  * Power management functions
420  */
421 static int mptsas_get_pci_cap(mptsas_t *mpt);
422 static int mptsas_init_pm(mptsas_t *mpt);

424 /*
425  * MPT MSI tunable:
426  * By default MSI is enabled on all supported platforms.
427  */
428 /*
429 boolean_t mptsas_enable_msi = B_TRUE;
430 boolean_t mptsas_physical_bind_failed_page_83 = B_FALSE;

432 static int mptsas_register_intrs(mptsas_t *);
433 static void mptsas_unregister_intrs(mptsas_t *);
434 static int mptsas_add_intrs(mptsas_t *, int);
435 static void mptsas_rem_intrs(mptsas_t *);

437 /*
438  * FMA Prototypes
439  */
440 static void mptsas_fm_init(mptsas_t *mpt);
441 static void mptsas_fm_fini(mptsas_t *mpt);
442 static int mptsas_fm_error_ob(dev_info_t *, ddi_fm_error_t *, const void *);

444 extern pri_t minclsypri, maxclsypri;

446 /*
447  * This device is created by the SCSI pseudo nexus driver (SCSI VHCI). It is
448  * under this device that the paths to a physical device are created when
449  * MPxIO is used.
450  */
451 extern dev_info_t     *scsi_vhci_dip;

453 /*
454  * Tunable timeout value for Inquiry VPD page 0x83
455  * By default the value is 30 seconds.
456  */

```

```

457 int mptsas_inq83_retry_timeout = 30;

459 /*
460  * This is used to allocate memory for message frame storage, not for
461  * data I/O DMA. All message frames must be stored in the first 4G of
462  * physical memory.
463  */
464 ddi_dma_attr_t mptsas_dma_attrs = {
465     DMA_ATTR_V0, /* attribute layout version */
466     0x0ull, /* address low - should be 0 (longlong) */
467     0xffffffffull, /* address high - 32-bit max range */
468     0x00ffffffull, /* count max - max DMA object size */
469     4, /* allocation alignment requirements */
470     0x78, /* burstsizes - binary encoded values */
471     1, /* minxfer - gran. of DMA engine */
472     0x00ffffffull, /* maxxfer - gran. of DMA engine */
473     0xffffffffull, /* max segment size (DMA boundary) */
474     MPTSAS_MAX_DMA_SEGS, /* scatter/gather list length */
475     512, /* granularity - device transfer size */
476     0 /* flags, set to 0 */
477 };

479 /*
480  * This is used for data I/O DMA memory allocation. (full 64-bit DMA
481  * physical addresses are supported.)
482  */
483 ddi_dma_attr_t mptsas_dma_attrs64 = {
484     DMA_ATTR_V0, /* attribute layout version */
485     0x0ull, /* address low - should be 0 (longlong) */
486     0xffffffffffffffffull, /* address high - 64-bit max */
487     0x00ffffffull, /* count max - max DMA object size */
488     4, /* allocation alignment requirements */
489     0x78, /* burstsizes - binary encoded values */
490     1, /* minxfer - gran. of DMA engine */
491     0x00ffffffull, /* maxxfer - gran. of DMA engine */
492     0xffffffffull, /* max segment size (DMA boundary) */
493     MPTSAS_MAX_DMA_SEGS, /* scatter/gather list length */
494     512, /* granularity - device transfer size */
495     0 /* flags, set to 0 */
496 };
497 #define DDI_DMA_RELAXED_ORDERING /* flags, enable relaxed ordering */

498 unchanged portion omitted
499 #define TARGET_PROP "target"
500 #define LUN_PROP "lun"
501 #define LUN64_PROP "lun64"
502 #define SAS_PROP "sas-mpt"
503 #define MDI_GUID "wnn"
504 #define NDI_GUID "guid"
505 #define MPTSAS_DEV_GONE "mptsas_dev_gone"

507 /*
508  * Local static data
509  */
510 #if defined(MPTSAS_DEBUG)
511 uint32_t mptsas_debug_flags = 0x0;
512 uint32_t mptsas_debug_flags = 0;
513 #endif /* defined(MPTSAS_DEBUG) */
514 uint32_t mptsas_debug_resets = 0;

516 static kmutex_t mptsas_global_mutex;
517 static void *mptsas_state; /* soft state ptr */
518 static krwlock_t mptsas_global_rwlock;

520 static kmutex_t mptsas_log_mutex;
521 static char mptsas_log_buf[256];
522 _NOTE(MUTEX_PROTECTS_DATA(mptsas_log_mutex, mptsas_log_buf))

```

```

585 static mptsas_t *mptsas_head, *mptsas_tail;
586 static clock_t mptsas_scsi_watchdog_tick;
587 static clock_t mptsas_tick;
588 static timeout_id_t mptsas_reset_watch;
589 static timeout_id_t mptsas_timeout_id;
590 static int mptsas_timeouts_enabled = 0;

592 /*
593 * The only software retriCTION on switching msg buffers to 64 bit seems to
594 * be the Auto Request Sense interface. The high 32 bits for all such
595 * requests appear to be required to sit in the same 4G segment.
596 * See initialization of SenseBufferAddressHigh in mptsas_init.c, and
597 * the use of SenseBufferLowAddress in requests. Note that there is
598 * currently a dependency on scsi_alloc_consistent_buf() adhering to
599 * this requirement.
600 * There is also a question about improved performance over PCI/PCIX
601 * if transfers are within the first 4Gb.
602 */
603 static int mptsas_use_64bit_msgaddr = 0;

605 /*
606 * warlock directives
607 */
608 _NOTE(SCHEME_PROTECTS_DATA("unique per pkt", scsi_pkt \
609     mptsas_cmd NcrTableIndirect buf scsi_cdb scsi_status))
610 _NOTE(SCHEME_PROTECTS_DATA("unique per pkt", smp_pkt))
611 _NOTE(SCHEME_PROTECTS_DATA("stable data", scsi_device scsi_address))
612 _NOTE(SCHEME_PROTECTS_DATA("No Mutex Needed", mptsas_tgt_private))
613 _NOTE(SCHEME_PROTECTS_DATA("No Mutex Needed", scsi_hba_tran::tran_tgt_private))

615 /*
616 * SM - HBA statics
617 */
618 char *mptsas_driver_rev = MPTSAS_MOD_STRING;

620 #ifdef MPTSAS_DEBUG
621 void debug_enter(char *);
622 #endif

624 /*
625 * Notes:
626 * - scsi_hba_init(9F) initializes SCSI HBA modules
627 * - must call scsi_hba_fini(9F) if modload() fails
628 */
629 int
630 _init(void)
631 {
632     int status;
633     /* CONSTCOND */
634     ASSERT(NO_COMPETING_THREADS);

636     NDBG0(("_init"));

638     status = ddi_soft_state_init(&mptsas_state, MPTSAS_SIZE,
639     MPTSAS_INITIAL_SOFT_SPACE);
640     if (status != 0) {
641         return (status);
642     }

644     if ((status = scsi_hba_init(&modlinkage)) != 0) {
645         ddi_soft_state_fini(&mptsas_state);
646         return (status);
647     }

649     mutex_init(&mptsas_global_mutex, NULL, MUTEX_DRIVER, NULL);

```

```

650     rw_init(&mptsas_global_rwlock, NULL, RW_DRIVER, NULL);
651     mutex_init(&mptsas_log_mutex, NULL, MUTEX_DRIVER, NULL);

653     if ((status = mod_install(&modlinkage)) != 0) {
654         mutex_destroy(&mptsas_log_mutex);
655         rw_destroy(&mptsas_global_rwlock);
656         mutex_destroy(&mptsas_global_mutex);
657         ddi_soft_state_fini(&mptsas_state);
658         scsi_hba_fini(&modlinkage);
659     }

661     return (status);
662 }
    unchanged_portion_omitted

1025 /*
1026 * Notes:
1027 * Set up all device state and allocate data structures,
1028 * mutexes, condition variables, etc. for device operation.
1029 * Add interrupts needed.
1030 * Return DDI_SUCCESS if device is ready, else return DDI_FAILURE.
1031 */
1032 static int
1033 mptsas_attach(dev_info_t *dip, ddi_attach_cmd_t cmd)
1034 {
1035     mptsas_t *mpt = NULL;
1036     int instance, i, j;
1037     int doneq_thread_num;
1038     char intr_added = 0;
1039     char map_setup = 0;
1040     char config_setup = 0;
1041     char hba_attach_setup = 0;
1042     char smp_attach_setup = 0;
1043     char mutex_init_done = 0;
1044     char event_taskq_create = 0;
1045     char dr_taskq_create = 0;
1046     char doneq_thread_create = 0;
1047     scsi_hba_tran_t *hba_tran;
1048     uint_t mem_bar = MEM_SPACE;
1049     int rval = DDI_FAILURE;

1051     /* CONSTCOND */
1052     ASSERT(NO_COMPETING_THREADS);

1054     if (scsi_hba_iport_unit_address(dip)) {
1055         return (mptsas_iport_attach(dip, cmd));
1056     }

1058     switch (cmd) {
1059     case DDI_ATTACH:
1060         break;

1062     case DDI_RESUME:
1063         if ((hba_tran = ddi_get_driver_private(dip)) == NULL)
1064             return (DDI_FAILURE);

1066         mpt = TRAN2MPT(hba_tran);

1068         if (!mpt) {
1069             return (DDI_FAILURE);
1070         }

1072         /*
1073         * Reset hardware and softc to "no outstanding commands"
1074         * Note that a check condition can result on first command
1075         * to a target.

```

```

1076         */
1077         mutex_enter(&mpt->m_mutex);

1079     /*
1080     * raise power.
1081     */
1082     if (mpt->m_options & MPTSAS_OPT_PM) {
1083         mutex_exit(&mpt->m_mutex);
1084         (void) pm_busy_component(dip, 0);
1085         rval = pm_power_has_changed(dip, 0, PM_LEVEL_D0);
1086         if (rval == DDI_SUCCESS) {
1087             mutex_enter(&mpt->m_mutex);
1088         } else {
1089             /*
1090             * The pm_raise_power() call above failed,
1091             * and that can only occur if we were unable
1092             * to reset the hardware. This is probably
1093             * due to unhealthy hardware, and because
1094             * important filesystems (such as the root
1095             * filesystem) could be on the attached disks,
1096             * it would not be a good idea to continue,
1097             * as we won't be entirely certain we are
1098             * writing correct data. So we panic() here
1099             * to not only prevent possible data corruption,
1100             * but to give developers or end users a hope
1101             * of identifying and correcting any problems.
1102             */
1103             fm_panic("mptsas could not reset hardware "
1104                    "during resume");
1105         }
1106     }

1108     mpt->m_suspended = 0;

1110     /*
1111     * Reinitialize ioc
1112     */
1113     mpt->m_softstate |= MPTSAS_SS_MSG_UNIT_RESET;
1114     if (mptsas_init_chip(mpt, FALSE) == DDI_FAILURE) {
1115         mutex_exit(&mpt->m_mutex);
1116         if (mpt->m_options & MPTSAS_OPT_PM) {
1117             (void) pm_idle_component(dip, 0);
1118         }
1119         fm_panic("mptsas init chip fail during resume");
1120     }
1121     /*
1122     * mptsas_update_driver_data needs interrupts so enable them
1123     * first.
1124     */
1125     MPTSAS_ENABLE_INTR(mpt);
1126     mptsas_update_driver_data(mpt);

1128     /* start requests, if possible */
1129     mptsas_restart_hba(mpt);

1131     mutex_exit(&mpt->m_mutex);

1133     /*
1134     * Restart watch thread
1135     */
1136     mutex_enter(&mptsas_global_mutex);
1137     if (mptsas_timeout_id == 0) {
1138         mptsas_timeout_id = timeout(mptsas_watch, NULL,
1139                                   mptsas_tick);
1140         mptsas_timeouts_enabled = 1;
1141     }

```

```

1142         mutex_exit(&mptsas_global_mutex);

1144         /* report idle status to pm framework */
1145         if (mpt->m_options & MPTSAS_OPT_PM) {
1146             (void) pm_idle_component(dip, 0);
1147         }

1149         return (DDI_SUCCESS);

1151     default:
1152         return (DDI_FAILURE);

1154     }

1156     instance = ddi_get_instance(dip);

1158     /*
1159     * Allocate softc information.
1160     */
1161     if (ddi_soft_state_zalloc(mptsas_state, instance) != DDI_SUCCESS) {
1162         mptsas_log(NULL, CE_WARN,
1163                  "mptsas%d: cannot allocate soft state", instance);
1164         goto fail;
1165     }

1167     mpt = ddi_get_soft_state(mptsas_state, instance);

1169     if (mpt == NULL) {
1170         mptsas_log(NULL, CE_WARN,
1171                  "mptsas%d: cannot get soft state", instance);
1172         goto fail;
1173     }

1175     /* Indicate that we are 'sizeof (scsi_*(9S))' clean. */
1176     scsi_size_clean(dip);

1178     mpt->m_dip = dip;
1179     mpt->m_instance = instance;

1181     /* Make a per-instance copy of the structures */
1182     mpt->m_io_dma_attr = mptsas_dma_attrs64;
1183     if (mptsas_use_64bit_msgaddr) {
1184         mpt->m_msg_dma_attr = mptsas_dma_attrs64;
1185     } else {
1186         mpt->m_msg_dma_attr = mptsas_dma_attrs;
1187     }
1188     mpt->m_reg_acc_attr = mptsas_dev_attr;
1189     mpt->m_dev_acc_attr = mptsas_dev_attr;

1191     /*
1192     * Initialize FMA
1193     */
1194     mpt->m_fm_capabilities = ddi_getprop(DDI_DEV_T_ANY, mpt->m_dip,
1195                                         DDI_PROP_CANSLEEP | DDI_PROP_DONTPASS, "fm-capable",
1196                                         DDI_FM_EREPOR_T_CAPABLE | DDI_FM_ACCCHK_CAPABLE |
1197                                         DDI_FM_DMACHK_CAPABLE | DDI_FM_ERRCB_CAPABLE);

1199     mptsas_fm_init(mpt);

1201     if (mptsas_alloc_handshake_msg(mpt,
1202                                   sizeof (Mpi2SCSITaskManagementRequest_t)) == DDI_FAILURE) {
1203         mptsas_log(mpt, CE_WARN, "cannot initialize handshake msg.");
1204         goto fail;
1205     }

1207     /*

```

```

1208     * Setup configuration space
1209     */
1210 if (mptsas_config_space_init(mpt) == FALSE) {
1211     mptsas_log(mpt, CE_WARN, "mptsas_config_space_init failed");
1212     goto fail;
1213 }
1214 config_setup++;

1216 if (ddi_regs_map_setup(dip, mem_bar, (caddr_t *)&mpt->m_reg,
1217     0, 0, &mpt->m_reg_acc_attr, &mpt->m_datap) != DDI_SUCCESS) {
1218     mptsas_log(mpt, CE_WARN, "map setup failed");
1219     goto fail;
1220 }
1221 map_setup++;

1223 /*
1224  * A taskq is created for dealing with the event handler
1225  */
1226 if ((mpt->m_event_taskq = ddi_taskq_create(dip, "mptsas_event_taskq",
1227     1, TASKQ_DEFAULTPRI, 0)) == NULL) {
1228     mptsas_log(mpt, CE_NOTE, "ddi_taskq_create failed");
1229     goto fail;
1230 }
1231 event_taskq_create++;

1233 /*
1234  * A taskq is created for dealing with dr events
1235  */
1236 if ((mpt->m_dr_taskq = ddi_taskq_create(dip,
1237     "mptsas_dr_taskq",
1238     1, TASKQ_DEFAULTPRI, 0)) == NULL) {
1239     mptsas_log(mpt, CE_NOTE, "ddi_taskq_create for discovery "
1240         "failed");
1241     goto fail;
1242 }
1243 dr_taskq_create++;

1245 mpt->m_doneq_thread_threshold = ddi_prop_get_int(DDI_DEV_T_ANY, dip,
1246     0, "mptsas_doneq_thread_threshold_prop", 10);
1247 mpt->m_doneq_length_threshold = ddi_prop_get_int(DDI_DEV_T_ANY, dip,
1248     0, "mptsas_doneq_length_threshold_prop", 8);
1249 mpt->m_doneq_thread_n = ddi_prop_get_int(DDI_DEV_T_ANY, dip,
1250     0, "mptsas_doneq_thread_n_prop", 8);

1252 if (mpt->m_doneq_thread_n) {
1253     cv_init(&mpt->m_doneq_thread_cv, NULL, CV_DRIVER, NULL);
1254     mutex_init(&mpt->m_doneq_mutex, NULL, MUTEX_DRIVER, NULL);

1256     mutex_enter(&mpt->m_doneq_mutex);
1257     mpt->m_doneq_thread_id =
1258         kmem_zalloc(sizeof(mptsas_doneq_thread_list_t)
1259             * mpt->m_doneq_thread_n, KM_SLEEP);

1261     for (j = 0; j < mpt->m_doneq_thread_n; j++) {
1262         cv_init(&mpt->m_doneq_thread_id[j].cv, NULL,
1263             CV_DRIVER, NULL);
1264         mutex_init(&mpt->m_doneq_thread_id[j].mutex, NULL,
1265             MUTEX_DRIVER, NULL);
1266         mutex_enter(&mpt->m_doneq_thread_id[j].mutex);
1267         mpt->m_doneq_thread_id[j].flag |=
1268             MPTSAS_DONEQ_THREAD_ACTIVE;
1269         mpt->m_doneq_thread_id[j].arg.mpt = mpt;
1270         mpt->m_doneq_thread_id[j].arg.t = j;
1271         mpt->m_doneq_thread_id[j].threadp =
1272             thread_create(NULL, 0, mptsas_doneq_thread,
1273                 &mpt->m_doneq_thread_id[j].arg,

```

```

1274         0, &p0, TS_RUN, minclsyspri);
1275         mpt->m_doneq_thread_id[j].donetail =
1276             &mpt->m_doneq_thread_id[j].doneq;
1277         mutex_exit(&mpt->m_doneq_thread_id[j].mutex);
1278     }
1279     mutex_exit(&mpt->m_doneq_mutex);
1280     doneq_thread_create++;
1281 }

1283 /*
1284  * Disable hardware interrupt since we're not ready to
1285  * handle it yet.
1286  */
1287 MPTSAS_DISABLE_INTR(mpt);
1288 if (mptsas_register_intrs(mpt) == FALSE)
1289     goto fail;
1290 intr_added++;

1292 /* Initialize mutex used in interrupt handler */
1293 mutex_init(&mpt->m_mutex, NULL, MUTEX_DRIVER,
1294     DDI_INTR_PRI(mpt->m_intr_pri));
1295 mutex_init(&mpt->m_passthru_mutex, NULL, MUTEX_DRIVER, NULL);
1296 mutex_init(&mpt->m_tx_waitq_mutex, NULL, MUTEX_DRIVER,
1297     DDI_INTR_PRI(mpt->m_intr_pri));
1298 for (i = 0; i < MPTSAS_MAX_PHYS; i++) {
1299     mutex_init(&mpt->m_phy_info[i].smhba_info.phy_mutex,
1300         NULL, MUTEX_DRIVER,
1301         DDI_INTR_PRI(mpt->m_intr_pri));
1302 }

1304 cv_init(&mpt->m_cv, NULL, CV_DRIVER, NULL);
1305 cv_init(&mpt->m_passthru_cv, NULL, CV_DRIVER, NULL);
1306 cv_init(&mpt->m_fw_cv, NULL, CV_DRIVER, NULL);
1307 cv_init(&mpt->m_config_cv, NULL, CV_DRIVER, NULL);
1308 cv_init(&mpt->m_fw_diag_cv, NULL, CV_DRIVER, NULL);
1309 mutex_init_doneq++;

1283 /*
1284  * Disable hardware interrupt since we're not ready to
1285  * handle it yet.
1286  */
1287 MPTSAS_DISABLE_INTR(mpt);
1288 if (mptsas_register_intrs(mpt) == FALSE)
1289     goto fail;
1290 intr_added++;

1311 mutex_enter(&mpt->m_mutex);
1312 /*
1313  * Initialize power management component
1314  */
1315 if (mpt->m_options & MPTSAS_OPT_PM) {
1316     if (mptsas_init_pm(mpt)) {
1317         mutex_exit(&mpt->m_mutex);
1318         mptsas_log(mpt, CE_WARN, "mptsas pm initialization "
1319             "failed");
1320         goto fail;
1321     }
1322 }

1324 /*
1325  * Initialize chip using Message Unit Reset, if allowed
1326  */
1327 mpt->m_softstate |= MPTSAS_SS_MSG_UNIT_RESET;
1328 if (mptsas_init_chip(mpt, TRUE) == DDI_FAILURE) {
1329     mutex_exit(&mpt->m_mutex);
1330     mptsas_log(mpt, CE_WARN, "mptsas chip initialization failed");

```

```

1331         goto fail;
1332     }
1333
1334     /*
1335     * Fill in the phy_info structure and get the base WWID
1336     */
1337     if (mptsas_get_manufacture_page5(mpt) == DDI_FAILURE) {
1338         mptsas_log(mpt, CE_WARN,
1339             "mptsas_get_manufacture_page5 failed!");
1340         goto fail;
1341     }
1342
1343     if (mptsas_get_sas_io_unit_page_hndshk(mpt)) {
1344         mptsas_log(mpt, CE_WARN,
1345             "mptsas_get_sas_io_unit_page_hndshk failed!");
1346         goto fail;
1347     }
1348
1349     if (mptsas_get_manufacture_page0(mpt) == DDI_FAILURE) {
1350         mptsas_log(mpt, CE_WARN,
1351             "mptsas_get_manufacture_page0 failed!");
1352         goto fail;
1353     }
1354
1355     mutex_exit(&mpt->m_mutex);
1356
1357     /*
1358     * Register the iport for multiple port HBA
1359     */
1360     mptsas_iport_register(mpt);
1361
1362     /*
1363     * initialize SCSI HBA transport structure
1364     */
1365     if (mptsas_hba_setup(mpt) == FALSE)
1366         goto fail;
1367     hba_attach_setup++;
1368
1369     if (mptsas_smp_setup(mpt) == FALSE)
1370         goto fail;
1371     smp_attach_setup++;
1372
1373     if (mptsas_cache_create(mpt) == FALSE)
1374         goto fail;
1375
1376     mpt->m_scsi_reset_delay = ddi_prop_get_int(DDI_DEV_T_ANY,
1377         dip, 0, "scsi-reset-delay", SCSI_DEFAULT_RESET_DELAY);
1378     if (mpt->m_scsi_reset_delay == 0) {
1379         mptsas_log(mpt, CE_NOTE,
1380             "scsi_reset_delay of 0 is not recommended,"
1381             " resetting to SCSI_DEFAULT_RESET_DELAY\n");
1382         mpt->m_scsi_reset_delay = SCSI_DEFAULT_RESET_DELAY;
1383     }
1384
1385     /*
1386     * Initialize the wait and done FIFO queue
1387     */
1388     mpt->m_donetail = &mpt->m_doneq;
1389     mpt->m_waitqtail = &mpt->m_waitq;
1390     mpt->m_tx_waitqtail = &mpt->m_tx_waitq;
1391     mpt->m_tx_draining = 0;
1392
1393     /*
1394     * ioc cmd queue initialize
1395     */
1396     mpt->m_ioc_event_cmdtail = &mpt->m_ioc_event_cmdq;

```

```

1397     mpt->m_dev_handle = 0xFFFFF;
1398
1399     MPTSAS_ENABLE_INTR(mpt);
1400
1401     /*
1402     * enable event notification
1403     */
1404     mutex_enter(&mpt->m_mutex);
1405     if (mptsas_ioc_enable_event_notification(mpt)) {
1406         mutex_exit(&mpt->m_mutex);
1407         goto fail;
1408     }
1409     mutex_exit(&mpt->m_mutex);
1410
1411     /*
1412     * Initialize PHY info for smhba
1413     */
1414     if (mptsas_smhba_setup(mpt)) {
1415         mptsas_log(mpt, CE_WARN, "mptsas phy initialization "
1416             "failed");
1417         goto fail;
1418     }
1419
1420     /* Check all dma handles allocated in attach */
1421     if ((mptsas_check_dma_handle(mpt->m_dma_req_frame_hdl)
1422         != DDI_SUCCESS) ||
1423         (mptsas_check_dma_handle(mpt->m_dma_reply_frame_hdl)
1424         != DDI_SUCCESS) ||
1425         (mptsas_check_dma_handle(mpt->m_dma_free_queue_hdl)
1426         != DDI_SUCCESS) ||
1427         (mptsas_check_dma_handle(mpt->m_dma_post_queue_hdl)
1428         != DDI_SUCCESS) ||
1429         (mptsas_check_dma_handle(mpt->m_hshk_dma_hdl)
1430         != DDI_SUCCESS)) {
1431         goto fail;
1432     }
1433
1434     /* Check all acc handles allocated in attach */
1435     if ((mptsas_check_acc_handle(mpt->m_datap) != DDI_SUCCESS) ||
1436         (mptsas_check_acc_handle(mpt->m_acc_req_frame_hdl)
1437         != DDI_SUCCESS) ||
1438         (mptsas_check_acc_handle(mpt->m_acc_reply_frame_hdl)
1439         != DDI_SUCCESS) ||
1440         (mptsas_check_acc_handle(mpt->m_acc_free_queue_hdl)
1441         != DDI_SUCCESS) ||
1442         (mptsas_check_acc_handle(mpt->m_acc_post_queue_hdl)
1443         != DDI_SUCCESS) ||
1444         (mptsas_check_acc_handle(mpt->m_hshk_acc_hdl)
1445         != DDI_SUCCESS) ||
1446         (mptsas_check_acc_handle(mpt->m_config_handle)
1447         != DDI_SUCCESS)) {
1448         goto fail;
1449     }
1450
1451     /*
1452     * After this point, we are not going to fail the attach.
1453     */
1454     /*
1455     * used for mptsas_watch
1456     */
1457     mptsas_list_add(mpt);
1458
1459     mutex_enter(&mptsas_global_mutex);
1460     if (mptsas_timeouts_enabled == 0) {
1461         mptsas_scsi_watchdog_tick = ddi_prop_get_int(DDI_DEV_T_ANY,
1462             dip, 0, "scsi-watchdog-tick", DEFAULT_WD_TICK);

```

```

1464         mptsas_tick = mptsas_scsi_watchdog_tick *
1465             drv_usectoh((clock_t)1000000);

1467         mptsas_timeout_id = timeout(mptsas_watch, NULL, mptsas_tick);
1468         mptsas_timeouts_enabled = 1;
1469     }
1470     mutex_exit(&mptsas_global_mutex);

1472     /* Print message of HBA present */
1473     ddi_report_dev(dip);

1475     /* report idle status to pm framework */
1476     if (mpt->m_options & MPTSAS_OPT_PM) {
1477         (void) pm_idle_component(dip, 0);
1478     }

1480     return (DDI_SUCCESS);

1482 fail:
1483     mptsas_log(mpt, CE_WARN, "attach failed");
1484     mptsas_fm_ereport(mpt, DDI_FM_DEVICE_NO_RESPONSE);
1485     ddi_fm_service_impact(mpt->m_dip, DDI_SERVICE_LOST);
1486     if (mpt) {
1487         mutex_enter(&mptsas_global_mutex);

1489         if (mptsas_timeout_id && (mptsas_head == NULL)) {
1490             timeout_id_t tid = mptsas_timeout_id;
1491             mptsas_timeouts_enabled = 0;
1492             mptsas_timeout_id = 0;
1493             mutex_exit(&mptsas_global_mutex);
1494             (void) untimeout(tid);
1495             mutex_enter(&mptsas_global_mutex);
1496         }
1497         mutex_exit(&mptsas_global_mutex);
1498         /* deallocate in reverse order */
1499         mptsas_cache_destroy(mpt);

1501         if (smp_attach_setup) {
1502             mptsas_smp_teardown(mpt);
1503         }
1504         if (hba_attach_setup) {
1505             mptsas_hba_teardown(mpt);
1506         }

1508         if (mpt->m_targets)
1509             refhash_destroy(mpt->m_targets);
1510         if (mpt->m_smp_targets)
1511             refhash_destroy(mpt->m_smp_targets);

1513         if (mpt->m_active) {
1514             mptsas_free_active_slots(mpt);
1515         }
1516         if (intr_added) {
1517             mptsas_unregister_intrs(mpt);
1518         }

1520         if (doneq_thread_create) {
1521             mutex_enter(&mpt->m_doneq_mutex);
1522             doneq_thread_num = mpt->m_doneq_thread_n;
1523             for (j = 0; j < mpt->m_doneq_thread_n; j++) {
1524                 mutex_enter(&mpt->m_doneq_thread_id[j].mutex);
1525                 mpt->m_doneq_thread_id[j].flag &=
1526                     (~MPTSAS_DONEQ_THREAD_ACTIVE);
1527                 cv_signal(&mpt->m_doneq_thread_id[j].cv);
1528                 mutex_exit(&mpt->m_doneq_thread_id[j].mutex);

```

```

1529     }
1530     while (mpt->m_doneq_thread_n) {
1531         cv_wait(&mpt->m_doneq_thread_cv,
1532             &mpt->m_doneq_mutex);
1533     }
1534     for (j = 0; j < doneq_thread_num; j++) {
1535         cv_destroy(&mpt->m_doneq_thread_id[j].cv);
1536         mutex_destroy(&mpt->m_doneq_thread_id[j].mutex);
1537     }
1538     kmem_free(mpt->m_doneq_thread_id,
1539         sizeof (mptsas_doneq_thread_list_t)
1540             * doneq_thread_num);
1541     mutex_exit(&mpt->m_doneq_mutex);
1542     cv_destroy(&mpt->m_doneq_thread_cv);
1543     mutex_destroy(&mpt->m_doneq_mutex);
1544 }
1545 if (event_taskq_create) {
1546     ddi_taskq_destroy(mpt->m_event_taskq);
1547 }
1548 if (dr_taskq_create) {
1549     ddi_taskq_destroy(mpt->m_dr_taskq);
1550 }
1551 if (mutex_init_done) {
1552     mutex_destroy(&mpt->m_tx_waitq_mutex);
1553     mutex_destroy(&mpt->m_passthru_mutex);
1554     mutex_destroy(&mpt->m_mutex);
1555     for (i = 0; i < MPTSAS_MAX_PHYS; i++) {
1556         mutex_destroy(
1557             &mpt->m_phy_info[i].smhba_info.phy_mutex);
1558     }
1559     cv_destroy(&mpt->m_cv);
1560     cv_destroy(&mpt->m_passthru_cv);
1561     cv_destroy(&mpt->m_fw_cv);
1562     cv_destroy(&mpt->m_config_cv);
1563     cv_destroy(&mpt->m_fw_diag_cv);
1564 }

1566 if (map_setup) {
1567     mptsas_cfg_fini(mpt);
1568 }
1569 if (config_setup) {
1570     mptsas_config_space_fini(mpt);
1571 }
1572 mptsas_free_handshake_msg(mpt);
1573 mptsas_hba_fini(mpt);

1575 mptsas_fm_fini(mpt);
1576 ddi_soft_state_free(mptsas_state, instance);
1577 ddi_prop_remove_all(dip);
1578 }
1579 return (DDI_FAILURE);
1580 }

```

unchanged portion omitted

```

2233 static int
2234 mptsas_cache_create(mptsas_t *mpt)
2235 {
2236     int instance = mpt->m_instance;
2237     char buf[64];

2239     /*
2240      * create kmem cache for packets
2241      */
2242     (void) sprintf(buf, "mptsas%d_cache", instance);
2243     mpt->m_kmem_cache = kmem_cache_create(buf,
2244         sizeof (struct mptsas_cmd) + scsi_pkt_size(), 16,

```

```

2225     sizeof (struct mptsas_cmd) + scsi_pkt_size(), 8,
2245     mptsas_kmem_cache_constructor, mptsas_kmem_cache_destructor,
2246     NULL, (void *)mpt, NULL, 0);

2248     if (mpt->m_kmem_cache == NULL) {
2249         mptsas_log(mpt, CE_WARN, "creating kmem cache failed");
2250         return (FALSE);
2251     }

2253     /*
2254     * create kmem cache for extra SGL frames if SGL cannot
2255     * be accomodated into main request frame.
2256     */
2257     (void) sprintf(buf, "mptsas%d_cache_frames", instance);
2258     mpt->m_cache_frames = kmem_cache_create(buf,
2259     sizeof (mptsas_cache_frames_t), 16,
2240     sizeof (mptsas_cache_frames_t), 8,
2260     mptsas_cache_frames_constructor, mptsas_cache_frames_destructor,
2261     NULL, (void *)mpt, NULL, 0);

2263     if (mpt->m_cache_frames == NULL) {
2264         mptsas_log(mpt, CE_WARN, "creating cache for frames failed");
2265         return (FALSE);
2266     }

2268     return (TRUE);
2269 }
    unchanged portion omitted

3942 static int
3943 mptsas_cache_frames_constructor(void *buf, void *cdrarg, int kmflags)
3944 {
3945     mptsas_cache_frames_t    *p = buf;
3946     mptsas_t                  *mpt = cdrarg;
3947     ddi_dma_attr_t            frame_dma_attr;
3948     size_t                    mem_size, alloc_len;
3949     ddi_dma_cookie_t          cookie;
3950     uint_t                    ncookie;
3951     int (*callback)(caddr_t) = (kmflags == KM_SLEEP)
3952     ? DDI_DMA_SLEEP: DDI_DMA_DONTWAIT;

3954     frame_dma_attr = mpt->m_msg_dma_attr;
3955     frame_dma_attr.dma_attr_align = 0x10;
3956     frame_dma_attr.dma_attr_sgllen = 1;

3958     if (ddi_dma_alloc_handle(mpt->m_dip, &frame_dma_attr, callback, NULL,
3959     &p->m_dma_hdl) != DDI_SUCCESS) {
3960         mptsas_log(mpt, CE_WARN, "Unable to allocate dma handle for"
3961         " extra SGL.");
3962         return (DDI_FAILURE);
3963     }

3965     mem_size = (mpt->m_max_request_frames - 1) * mpt->m_req_frame_size;

3967     if (ddi_dma_mem_alloc(p->m_dma_hdl, mem_size, &mpt->m_dev_acc_attr,
3968     DDI_DMA_CONSISTENT, callback, NULL, (caddr_t *)&p->m_frames_addr,
3969     &alloc_len, &p->m_acc_hdl) != DDI_SUCCESS) {
3970         ddi_dma_free_handle(&p->m_dma_hdl);
3971         p->m_dma_hdl = NULL;
3972         mptsas_log(mpt, CE_WARN, "Unable to allocate dma memory for"
3973         " extra SGL.");
3974         return (DDI_FAILURE);
3975     }

3977     if (ddi_dma_addr_bind_handle(p->m_dma_hdl, NULL, p->m_frames_addr,
3978     alloc_len, DDI_DMA_RDWR | DDI_DMA_CONSISTENT, callback, NULL,

```

```

3979     &cookie, &ncookie) != DDI_DMA_MAPPED) {
3980         (void) ddi_dma_mem_free(&p->m_acc_hdl);
3981         ddi_dma_free_handle(&p->m_dma_hdl);
3982         p->m_dma_hdl = NULL;
3983         mptsas_log(mpt, CE_WARN, "Unable to bind DMA resources for"
3984         " extra SGL");
3985         return (DDI_FAILURE);
3986     }

3988     /*
3989     * Store the SGL memory address. This chip uses this
3990     * address to dma to and from the driver. The second
3991     * address is the address mpt uses to fill in the SGL.
3992     */
3993     p->m_phys_addr = cookie.dmac_laddress;
3994     p->m_phys_addr = cookie.dmac_address;

3995     return (DDI_SUCCESS);
3996 }
    unchanged portion omitted

4199 static void
4200 mptsas_sge_mainframe(mptsas_cmd_t *cmd, pMpi2SCSIIORequest_t frame,
4201     ddi_acc_handle_t acc_hdl, uint_t cookiec,
4202     uint32_t end_flags)
4203 mptsas_sge_setup(mptsas_t *mpt, mptsas_cmd_t *cmd, uint32_t *control,
4204     pMpi2SCSIIORequest_t frame, ddi_acc_handle_t acc_hdl)
4205 {
4206     pMpi2SGESimple64_t    sge;
4207     uint_t                cookiec;
4208     mptti_t               *dmap;
4209     uint32_t              flags;
4210     pMpi2SGESimple64_t    sge;
4211     pMpi2SGEChain64_t     sgechain;
4212     ASSERT(cmd->cmd_flags & CFLAG_DMAVALID);

4213     dmap = cmd->cmd_sg;
4214     /*
4215     * Save the number of entries in the DMA
4216     * Scatter/Gather list
4217     */
4218     cookiec = cmd->cmd_cookiec;

4219     NDBG1(("mptsas_sge_setup: cookiec=%d", cookiec));

4220     /*
4221     * Set read/write bit in control.
4222     */
4223     if (cmd->cmd_flags & CFLAG_DMASEND) {
4224         *control |= MPI2_SCSIIO_CONTROL_WRITE;
4225     } else {
4226         *control |= MPI2_SCSIIO_CONTROL_READ;
4227     }

4228     ddi_put32(acc_hdl, &frame->DataLength, cmd->cmd_dmacount);

4229     /*
4230     * We have 2 cases here. First where we can fit all the
4231     * SG elements into the main frame, and the case
4232     * where we can't.
4233     * If we have more cookies than we can attach to a frame
4234     * we will need to use a chain element to point
4235     * a location of memory where the rest of the S/G
4236     * elements reside.
4237     */
4238     if (cookiec <= MPTSAS_MAX_FRAME_SGES64(mpt)) {

```

```

4220     dmap = cmd->cmd_sg;
4210     sge = (pMpi2SGESimple64_t)(&frame->SGL);
4211     while (cookiec--) {
4212         ddi_put32(acc_hdl, &sge->Address.Low,
4213             dmap->addr.address64.Low);
4214         ddi_put32(acc_hdl, &sge->Address.High,
4215             dmap->addr.address64.High);
4216         ddi_put32(acc_hdl, &sge->FlagsLength, dmap->count);
4223         ddi_put32(acc_hdl,
4224             &sge->Address.Low, dmap->addr.address64.Low);
4225         ddi_put32(acc_hdl,
4226             &sge->Address.High, dmap->addr.address64.High);
4227         ddi_put32(acc_hdl, &sge->FlagsLength,
4228             dmap->count);
4217         flags = ddi_get32(acc_hdl, &sge->FlagsLength);
4218         flags |= ((uint32_t)
4219             (MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
4220             MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
4221             MPI2_SGE_FLAGS_64_BIT_ADDRESSING) <<
4222             MPI2_SGE_FLAGS_SHIFT);

4224     /*
4225     * If this is the last cookie, we set the flags
4226     * to indicate so
4227     */
4228     if (cookiec == 0) {
4229         flags |= end_flags;
4241         flags |=
4242             ((uint32_t)(MPI2_SGE_FLAGS_LAST_ELEMENT
4243             | MPI2_SGE_FLAGS_END_OF_BUFFER
4244             | MPI2_SGE_FLAGS_END_OF_LIST) <<
4245             MPI2_SGE_FLAGS_SHIFT);
4230     }
4231     if (cmd->cmd_flags & CFLAG_DMASEND) {
4232         flags |= (MPI2_SGE_FLAGS_HOST_TO_IOC <<
4233             MPI2_SGE_FLAGS_SHIFT);
4234     } else {
4235         flags |= (MPI2_SGE_FLAGS_IOC_TO_HOST <<
4236             MPI2_SGE_FLAGS_SHIFT);
4237     }
4238     ddi_put32(acc_hdl, &sge->FlagsLength, flags);
4239     dmap++;
4240     sge++;
4241 }
4242 }

4244 static void
4245 mptsas_sge_chain(mptsas_t *mpt, mptsas_cmd_t *cmd,
4246     pMpi2SCSIIORequest_t frame, ddi_acc_handle_t acc_hdl)
4247 {
4248     pMpi2SGESimple64_t     sge;
4249     pMpi2SGEChain64_t     sgechain;
4250     uint64_t              nframe_phys_addr;
4251     uint_t                cookiec;
4252     mptti_t               *dmap;
4253     uint32_t              flags;
4254     int                   i, j, k, l, frames, sgemax;
4255     int                   temp, maxframe_sges;
4256     uint8_t               chainflags;
4257     uint16_t              chainlength;
4258     mptsas_cache_frames_t *p;

4260     cookiec = cmd->cmd_cookiec;

4258 } else {
4262     /*

```

```

4263     * Hereby we start to deal with multiple frames.
4264     * The process is as follows:
4265     * 1. Determine how many frames are needed for SGL element
4266     *    storage; Note that all frames are stored in contiguous
4267     *    memory space and in 64-bit DMA mode each element is
4268     *    3 double-words (12 bytes) long.
4269     * 2. Fill up the main frame. We need to do this separately
4270     *    since it contains the SCSI IO request header and needs
4271     *    dedicated processing. Note that the last 4 double-words
4272     *    of the SCSI IO header is for SGL element storage
4273     *    (MPI2_SGE_IO_UNION).
4274     * 3. Fill the chain element in the main frame, so the DMA
4275     *    engine can use the following frames.
4276     * 4. Enter a loop to fill the remaining frames. Note that the
4277     *    last frame contains no chain element. The remaining
4278     *    frames go into the mpt SGL buffer allocated on the fly,
4279     *    not immediately following the main message frame, as in
4280     *    GenL.
4281     * Some restrictions:
4282     * 1. For 64-bit DMA, the simple element and chain element
4283     *    are both of 3 double-words (12 bytes) in size, even
4284     *    though all frames are stored in the first 4G of mem
4285     *    range and the higher 32-bits of the address are always 0.
4286     * 2. On some controllers (like the 1064/1068), a frame can
4287     *    hold SGL elements with the last 1 or 2 double-words
4288     *    (4 or 8 bytes) un-used. On these controllers, we should
4289     *    recognize that there's not enough room for another SGL
4290     *    element and move the sge pointer to the next frame.
4291     */
4289     int             i, j, k, l, frames, sgemax;
4290     int             temp;
4291     uint8_t         chainflags;
4292     uint16_t        chainlength;
4293     mptsas_cache_frames_t *p;

4293     /*
4294     * Sgemax is the number of SGE's that will fit
4295     * each extra frame and frames is total
4296     * number of frames we'll need. 1 sge entry per
4297     * frame is reserved for the chain element thus the -1 below.
4298     */
4299     sgemax = ((mpt->m_req_frame_size / sizeof(MPI2_SGE_SIMPLE64)) - 1);
4300     maxframe_sges = MPTSAS_MAX_FRAME_SGES64(mpt);
4301     temp = (cookiec - (maxframe_sges - 1)) / sgemax;
4301     sgemax = ((mpt->m_req_frame_size / sizeof(MPI2_SGE_SIMPLE64))
4302         - 1);
4303     temp = (cookiec - (MPTSAS_MAX_FRAME_SGES64(mpt) - 1)) / sgemax;

4303     /*
4304     * A little check to see if we need to round up the number
4305     * of frames we need
4306     */
4307     if ((cookiec - (maxframe_sges - 1)) - (temp * sgemax) > 1) {
4309         if ((cookiec - (MPTSAS_MAX_FRAME_SGES64(mpt) - 1)) - (temp *
4310             sgemax) > 1) {
4308             frames = (temp + 1);
4309         } else {
4310             frames = temp;
4311         }
4312     }
4313     dmap = cmd->cmd_sg;
4314     sge = (pMpi2SGESimple64_t)(&frame->SGL);

4315     /*
4316     * First fill in the main frame
4317     */
4318     j = maxframe_sges - 1;

```

```

4319 mptsas_sge_mainframe(cmd, frame, acc_hdl, j,
4320 ((uint32_t)(MPI2_SGE_FLAGS_LAST_ELEMENT) <<
4321 MPI2_SGE_FLAGS_SHIFT));
4322 dmap += j;
4323 sge += j;
4324 j++;
4325     for (j = 1; j < MPTSAS_MAX_FRAME_SGES64(mpt); j++) {
4326         ddi_put32(acc_hdl, &sge->Address.Low,
4327                 dmap->addr.address64.Low);
4328         ddi_put32(acc_hdl, &sge->Address.High,
4329                 dmap->addr.address64.High);
4330         ddi_put32(acc_hdl, &sge->FlagsLength, dmap->count);
4331         flags = ddi_get32(acc_hdl, &sge->FlagsLength);
4332         flags |= ((uint32_t)(MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
4333 MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
4334 MPI2_SGE_FLAGS_64_BIT_ADDRESSING) <<
4335 MPI2_SGE_FLAGS_SHIFT);
4336     }
4337     /*
4338      * If this is the last SGE of this frame
4339      * we set the end of list flag
4340      */
4341     if (j == (MPTSAS_MAX_FRAME_SGES64(mpt) - 1)) {
4342         flags |= ((uint32_t)
4343                 (MPI2_SGE_FLAGS_LAST_ELEMENT) <<
4344                 MPI2_SGE_FLAGS_SHIFT);
4345     }
4346     if (cmd->cmd_flags & CFLAG_DMASEND) {
4347         flags |=
4348             (MPI2_SGE_FLAGS_HOST_TO_IOC <<
4349             MPI2_SGE_FLAGS_SHIFT);
4350     } else {
4351         flags |=
4352             (MPI2_SGE_FLAGS_IOC_TO_HOST <<
4353             MPI2_SGE_FLAGS_SHIFT);
4354     }
4355     ddi_put32(acc_hdl, &sge->FlagsLength, flags);
4356     dmap++;
4357     sge++;
4358 }
4359
4360 /*
4361 * Fill in the chain element in the main frame.
4362 * About calculation on ChainOffset:
4363 * 1. Struct msg_scsi_io_request has 4 double-words (16 bytes)
4364 * in the end reserved for SGL element storage
4365 * (MPI2_SGE_IO_UNION); we should count it in our
4366 * calculation. See its definition in the header file.
4367 * 2. Constant j is the counter of the current SGL element
4368 * that will be processed, and (j - 1) is the number of
4369 * SGL elements that have been processed (stored in the
4370 * main frame).
4371 * 3. ChainOffset value should be in units of double-words (4
4372 * bytes) so the last value should be divided by 4.
4373 */
4374 ddi_put8(acc_hdl, &frame->ChainOffset,
4375          (sizeof (MPI2_SCSI_IO_REQUEST) -
4376           sizeof (MPI2_SGE_IO_UNION) +
4377           (j - 1) * sizeof (MPI2_SGE_SIMPLE64)) >> 2);
4378 sgechain = (pMpi2SGEChain64_t)sge;
4379 chainflags = (MPI2_SGE_FLAGS_CHAIN_ELEMENT |
4380              MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
4381              MPI2_SGE_FLAGS_64_BIT_ADDRESSING);
4382 ddi_put8(acc_hdl, &sgechain->Flags, chainflags);
4383
4384 /*

```

```

4351     * The size of the next frame is the accurate size of space
4352     * (in bytes) used to store the SGL elements. j is the counter
4353     * of SGL elements. (j - 1) is the number of SGL elements that
4354     * have been processed (stored in frames).
4355     */
4356     if (frames >= 2) {
4357         chainlength = mpt->m_req_frame_size /
4358                     sizeof (MPI2_SGE_SIMPLE64) *
4359                     sizeof (MPI2_SGE_SIMPLE64);
4360     } else {
4361         chainlength = ((cookiec - (j - 1)) *
4362                     sizeof (MPI2_SGE_SIMPLE64));
4363     }
4364
4365     p = cmd->cmd_extra_frames;
4366
4367     ddi_put16(acc_hdl, &sgechain->Length, chainlength);
4368     ddi_put32(acc_hdl, &sgechain->Address.Low,
4369              (p->m_phys_addr&0xffffffff));
4370     ddi_put32(acc_hdl, &sgechain->Address.High, p->m_phys_addr>>32);
4371     p->m_phys_addr;
4372     /* SGL is allocated in the first 4G mem range */
4373     ddi_put32(acc_hdl, &sgechain->Address.High, 0);
4374
4375     /*
4376     * If there are more than 2 frames left we have to
4377     * fill in the next chain offset to the location of
4378     * the chain element in the next frame.
4379     * sgemax is the number of simple elements in an extra
4380     * frame. Note that the value NextChainOffset should be
4381     * in double-words (4 bytes).
4382     */
4383     if (frames >= 2) {
4384         ddi_put8(acc_hdl, &sgechain->NextChainOffset,
4385                 (sgemax * sizeof (MPI2_SGE_SIMPLE64)) >> 2);
4386     } else {
4387         ddi_put8(acc_hdl, &sgechain->NextChainOffset, 0);
4388     }
4389
4390     /*
4391     * Jump to next frame;
4392     * Starting here, chain buffers go into the per command SGL.
4393     * This buffer is allocated when chain buffers are needed.
4394     */
4395     sge = (pMpi2SGESimple64_t)p->m_frames_addr;
4396     i = cookiec;
4397
4398     /*
4399     * Start filling in frames with SGE's. If we
4400     * reach the end of frame and still have SGE's
4401     * to fill we need to add a chain element and
4402     * use another frame. j will be our counter
4403     * for what cookie we are at and i will be
4404     * the total cookiec. k is the current frame
4405     */
4406     for (k = 1; k <= frames; k++) {
4407         for (l = 1; l <= (sgemax + 1) && (j <= i); j++, l++) {
4408
4409             /*
4410             * If we have reached the end of frame
4411             * and we have more SGE's to fill in
4412             * we have to fill the final entry
4413             * with a chain element and then
4414             * continue to the next frame
4415             */
4416             if ((l == (sgemax + 1)) && (k != frames)) {

```

```

4414     sgechain = (pMpi2SGEChain64_t)sge;
4415     j--;
4416     chainflags = (
4417         MPI2_SGE_FLAGS_CHAIN_ELEMENT |
4418         MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
4419         MPI2_SGE_FLAGS_64_BIT_ADDRESSING);
4420     ddi_put8(p->m_acc_hdl,
4421         &sgechain->Flags, chainflags);
4422     /*
4423      * k is the frame counter and (k + 1)
4424      * is the number of the next frame.
4425      * Note that frames are in contiguous
4426      * memory space.
4427      */
4428     nframe_phys_addr = p->m_phys_addr +
4429         (mpt->m_req_frame_size * k);
4430     ddi_put32(p->m_acc_hdl,
4431         &sgechain->Address.Low,
4432         nframe_phys_addr&0xffffffff);
4433     ddi_put32(p->m_acc_hdl,
4434         &sgechain->Address.High,
4435         nframe_phys_addr>>32);
4436     &sgechain->Address.High, 0);
4437
4438     /*
4439      * If there are more than 2 frames left
4440      * we have to next chain offset to
4441      * the location of the chain element
4442      * in the next frame and fill in the
4443      * length of the next chain
4444      */
4445     if ((frames - k) >= 2) {
4446         ddi_put8(p->m_acc_hdl,
4447             &sgechain->NextChainOffset,
4448             (sgemax *
4449             sizeof (MPI2_SGE_SIMPLE64))
4450             >> 2);
4451         ddi_put16(p->m_acc_hdl,
4452             &sgechain->Length,
4453             mpt->m_req_frame_size /
4454             sizeof (MPI2_SGE_SIMPLE64) *
4455             sizeof (MPI2_SGE_SIMPLE64));
4456     } else {
4457         /*
4458          * This is the last frame. Set
4459          * the NextChainOffset to 0 and
4460          * Length is the total size of
4461          * all remaining simple elements
4462          */
4463         ddi_put8(p->m_acc_hdl,
4464             &sgechain->NextChainOffset,
4465             0);
4466         ddi_put16(p->m_acc_hdl,
4467             &sgechain->Length,
4468             (cookiec - j) *
4469             sizeof (MPI2_SGE_SIMPLE64));
4470     }
4471     /* Jump to the next frame */
4472     sge = (pMpi2SGESimple64_t)
4473         ((char *)p->m_frames_addr +
4474         (int)mpt->m_req_frame_size * k);
4475
4476     continue;

```

```

4477     }
4478
4479     ddi_put32(p->m_acc_hdl,
4480         &sge->Address.Low,
4481         dmap->addr.address64.Low);
4482     ddi_put32(p->m_acc_hdl,
4483         &sge->Address.High,
4484         dmap->addr.address64.High);
4485     ddi_put32(p->m_acc_hdl,
4486         &sge->FlagsLength, dmap->count);
4487     flags = ddi_get32(p->m_acc_hdl,
4488         &sge->FlagsLength);
4489     flags |= ((uint32_t)(
4490         MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
4491         MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
4492         MPI2_SGE_FLAGS_64_BIT_ADDRESSING) <<
4493         MPI2_SGE_FLAGS_SHIFT);
4494
4495     /*
4496      * If we are at the end of the frame and
4497      * there is another frame to fill in
4498      * we set the last simple element as last
4499      * element
4500      */
4501     if ((l == sgemax) && (k != frames)) {
4502         flags |= ((uint32_t)
4503             (MPI2_SGE_FLAGS_LAST_ELEMENT) <<
4504             MPI2_SGE_FLAGS_SHIFT);
4505     }
4506
4507     /*
4508      * If this is the final cookie we
4509      * indicate it by setting the flags
4510      */
4511     if (j == i) {
4512         flags |= ((uint32_t)
4513             (MPI2_SGE_FLAGS_LAST_ELEMENT |
4514             MPI2_SGE_FLAGS_END_OF_BUFFER |
4515             MPI2_SGE_FLAGS_END_OF_LIST) <<
4516             MPI2_SGE_FLAGS_SHIFT);
4517     }
4518     if (cmd->cmd_flags & CFLAG_DMASEND) {
4519         flags |=
4520             (MPI2_SGE_FLAGS_HOST_TO_IOC <<
4521             MPI2_SGE_FLAGS_SHIFT);
4522     } else {
4523         flags |=
4524             (MPI2_SGE_FLAGS_IOC_TO_HOST <<
4525             MPI2_SGE_FLAGS_SHIFT);
4526     }
4527     ddi_put32(p->m_acc_hdl,
4528         &sge->FlagsLength, flags);
4529     dmap++;
4530     sge++;
4531     }
4532
4533     /*
4534      * Sync DMA with the chain buffers that were just created
4535      */
4536     (void) ddi_dma_sync(p->m_dma_hdl, 0, 0, DDI_DMA_SYNC_FORDEV);
4537 }
4538
4539 static void
4540 mptsas_ieee_sge_mainframe(mptsas_cmd_t *cmd, pMpi2SCSIIORequest_t frame,
4541     ddi_acc_handle_t acc_hdl, uint_t cookiec,

```

```

4543     uint8_t end_flag)
4544 {
4545     pMpi2IeeeSgeSimple64_t   ieesesge;
4546     mpptti_t                 *dmap;
4547     uint8_t                   flags;
4549     dmap = cmd->cmd_sg;
4551     NDBG1(("mptsas_ieee_sge_mainframe: cookiec=%d, %s", cookiec,
4552         cmd->cmd_flags & CFLAG_DMASEND?"Out":"In"));
4554     ieesesge = (pMpi2IeeeSgeSimple64_t)(&frame->SGL);
4555     while (cookiec--) {
4556         ddi_put32(acc_hdl, &ieeesge->Address.Low,
4557             dmap->addr.address64.Low);
4558         ddi_put32(acc_hdl, &ieeesge->Address.High,
4559             dmap->addr.address64.High);
4560         ddi_put32(acc_hdl, &ieeesge->Length, dmap->count);
4561         NDBG1(("mptsas_ieee_sge_mainframe: len=%d", dmap->count));
4562         flags = (MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT |
4563             MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR);
4565         /*
4566          * If this is the last cookie, we set the flags
4567          * to indicate so
4568          */
4569         if (cookiec == 0) {
4570             flags |= end_flag;
4571         }
4573         /*
4574          * XXX: Hmmm, what about the direction based on
4575          * cmd->cmd_flags & CFLAG_DMASEND?
4576          */
4577         ddi_put8(acc_hdl, &ieeesge->Flags, flags);
4578         dmap++;
4579         ieesesge++;
4580     }
4581 }
4583 static void
4584 mptsas_ieee_sge_chain(mptsas_t *mpt, mptsas_cmd_t *cmd,
4585     pMpi2SCSIIORequest_t frame, ddi_acc_handle_t acc_hdl)
4586 {
4587     pMpi2IeeeSgeSimple64_t   ieesesge;
4588     pMpi2IeeeSgeChain64_t   ieesesgechain;
4589     uint64_t                 nframe_phys_addr;
4590     uint_t                   cookiec;
4591     mpptti_t                 *dmap;
4592     uint8_t                   flags;
4593     int                       i, j, k, l, frames, sgemax;
4594     int                       temp, maxframe_sges;
4595     uint8_t                   chainflags;
4596     uint32_t                 chainlength;
4597     mptsas_cache_frames_t    *p;
4599     cookiec = cmd->cmd_cookiec;
4601     NDBG1(("mptsas_ieee_sge_chain: cookiec=%d", cookiec));
4603     /*
4604      * Hereby we start to deal with multiple frames.
4605      * The process is as follows:
4606      * 1. Determine how many frames are needed for SGL element
4607      *    storage; Note that all frames are stored in contiguous
4608      *    memory space and in 64-bit DMA mode each element is

```

```

4609     * 4 double-words (16 bytes) long.
4610     * 2. Fill up the main frame. We need to do this separately
4611     *    since it contains the SCSI IO request header and needs
4612     *    dedicated processing. Note that the last 4 double-words
4613     *    of the SCSI IO header is for SGL element storage
4614     *    (MPI2_SGE_IO_UNION).
4615     * 3. Fill the chain element in the main frame, so the DMA
4616     *    engine can use the following frames.
4617     * 4. Enter a loop to fill the remaining frames. Note that the
4618     *    last frame contains no chain element. The remaining
4619     *    frames go into the mpt SGL buffer allocated on the fly,
4620     *    not immediately following the main message frame, as in
4621     *    Gen1.
4622     * Some restrictions:
4623     * 1. For 64-bit DMA, the simple element and chain element
4624     *    are both of 4 double-words (16 bytes) in size, even
4625     *    though all frames are stored in the first 4G of mem
4626     *    range and the higher 32-bits of the address are always 0.
4627     * 2. On some controllers (like the 1064/1068), a frame can
4628     *    hold SGL elements with the last 1 or 2 double-words
4629     *    (4 or 8 bytes) un-used. On these controllers, we should
4630     *    recognize that there's not enough room for another SGL
4631     *    element and move the sge pointer to the next frame.
4632     */
4634     /*
4635      * Sgemax is the number of SGE's that will fit
4636      * each extra frame and frames is total
4637      * number of frames we'll need. 1 sge entry per
4638      * frame is reserved for the chain element thus the -1 below.
4639      */
4640     sgemax = ((mpt->m_req_frame_size / sizeof (MPI2_IEEE_SGE_SIMPLE64))
4641         - 1);
4642     maxframe_sges = MPTSAS_MAX_FRAME_SGES64(mpt);
4643     temp = (cookiec - (maxframe_sges - 1)) / sgemax;
4645     /*
4646      * A little check to see if we need to round up the number
4647      * of frames we need
4648      */
4649     if ((cookiec - (maxframe_sges - 1)) - (temp * sgemax) > 1) {
4650         frames = (temp + 1);
4651     } else {
4652         frames = temp;
4653     }
4654     NDBG1(("mptsas_ieee_sge_chain: temp=%d, frames=%d", temp, frames));
4655     dmap = cmd->cmd_sg;
4656     ieesesge = (pMpi2IeeeSgeSimple64_t)(&frame->SGL);
4658     /*
4659      * First fill in the main frame
4660      */
4661     j = maxframe_sges - 1;
4662     mptsas_ieee_sge_mainframe(cmd, frame, acc_hdl, j, 0);
4663     dmap += j;
4664     ieesesge += j;
4665     j++;
4667     /*
4668      * Fill in the chain element in the main frame.
4669      * About calculation on ChainOffset:
4670      * 1. Struct msg_scsi_io_request has 4 double-words (16 bytes)
4671      *    in the end reserved for SGL element storage
4672      *    (MPI2_SGE_IO_UNION); we should count it in our
4673      *    calculation. See its definition in the header file.
4674      * 2. Constant j is the counter of the current SGL element

```

```

4675     * that will be processed, and (j - 1) is the number of
4676     * SGL elements that have been processed (stored in the
4677     * main frame).
4678     * 3. ChainOffset value should be in units of quad-words (16
4679     * bytes) so the last value should be divided by 16.
4680     */
4681     ddi_put8(acc_hdl, &frame->ChainOffset,
4682             (sizeof (MPI2_SCSI_IO_REQUEST) -
4683              sizeof (MPI2_SGE_IO_UNION) +
4684               (j - 1) * sizeof (MPI2_IEEE_SGE_SIMPLE64)) >> 4);
4685     ieeeesgechain = (pMpi2IeeeSgeChain64_t)ieeesge;
4686     chainflags = (MPI2_IEEE_SGE_FLAGS_CHAIN_ELEMENT |
4687                 MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR);
4688     ddi_put8(acc_hdl, &ieeesgechain->Flags, chainflags);

4690     /*
4691     * The size of the next frame is the accurate size of space
4692     * (in bytes) used to store the SGL elements. j is the counter
4693     * of SGL elements. (j - 1) is the number of SGL elements that
4694     * have been processed (stored in frames).
4695     */
4696     if (frames >= 2) {
4697         chainlength = mpt->m_req_frame_size /
4698                     sizeof (MPI2_IEEE_SGE_SIMPLE64) *
4699                     sizeof (MPI2_IEEE_SGE_SIMPLE64);
4700     } else {
4701         chainlength = ((cookiec - (j - 1)) *
4702                      sizeof (MPI2_IEEE_SGE_SIMPLE64));
4703     }

4705     p = cmd->cmd_extra_frames;

4707     ddi_put32(acc_hdl, &ieeesgechain->Length, chainlength);
4708     ddi_put32(acc_hdl, &ieeesgechain->Address.Low,
4709              p->m_phys_addr&0xfffffffffull);
4710     ddi_put32(acc_hdl, &ieeesgechain->Address.High, p->m_phys_addr>>32);

4712     /*
4713     * If there are more than 2 frames left we have to
4714     * fill in the next chain offset to the location of
4715     * the chain element in the next frame.
4716     * sgemax is the number of simple elements in an extra
4717     * frame. Note that the value NextChainOffset should be
4718     * in double-words (4 bytes).
4719     */
4720     if (frames >= 2) {
4721         ddi_put8(acc_hdl, &ieeesgechain->NextChainOffset,
4722                 (sgemax * sizeof (MPI2_IEEE_SGE_SIMPLE64)) >> 4);
4723     } else {
4724         ddi_put8(acc_hdl, &ieeesgechain->NextChainOffset, 0);
4725     }

4727     /*
4728     * Jump to next frame;
4729     * Starting here, chain buffers go into the per command SGL.
4730     * This buffer is allocated when chain buffers are needed.
4731     */
4732     ieeeesge = (pMpi2IeeeSgeSimple64_t)p->m_frames_addr;
4733     i = cookiec;

4735     /*
4736     * Start filling in frames with SGE's. If we
4737     * reach the end of frame and still have SGE's
4738     * to fill we need to add a chain element and
4739     * use another frame. j will be our counter
4740     * for what cookie we are at and i will be

```

```

4741     * the total cookiec. k is the current frame
4742     */
4743     for (k = 1; k <= frames; k++) {
4744         for (l = 1; l <= (sgemax + 1) && (j <= i); j++, l++) {

4746             /*
4747             * If we have reached the end of frame
4748             * and we have more SGE's to fill in
4749             * we have to fill the final entry
4750             * with a chain element and then
4751             * continue to the next frame
4752             */
4753             if ((l == (sgemax + 1)) && (k != frames)) {
4754                 ieeeesgechain = (pMpi2IeeeSgeChain64_t)ieeesge;
4755                 j--;
4756                 chainflags =
4757                     MPI2_IEEE_SGE_FLAGS_CHAIN_ELEMENT |
4758                     MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR;
4759                 ddi_put8(p->m_acc_hdl,
4760                        &ieeesgechain->Flags, chainflags);
4761             /*
4762             * k is the frame counter and (k + 1)
4763             * is the number of the next frame.
4764             * Note that frames are in contiguous
4765             * memory space.
4766             */
4767             nframe_phys_addr = p->m_phys_addr +
4768                             (mpt->m_req_frame_size * k);
4769             ddi_put32(p->m_acc_hdl,
4770                    &ieeesgechain->Address.Low,
4771                    nframe_phys_addr&0xfffffffffull);
4772             ddi_put32(p->m_acc_hdl,
4773                    &ieeesgechain->Address.High,
4774                    nframe_phys_addr>>32);

4776             /*
4777             * If there are more than 2 frames left
4778             * we have to next chain offset to
4779             * the location of the chain element
4780             * in the next frame and fill in the
4781             * length of the next chain
4782             */
4783             if ((frames - k) >= 2) {
4784                 ddi_put8(p->m_acc_hdl,
4785                        &ieeesgechain->NextChainOffset,
4786                        (sgemax *
4787                         sizeof (MPI2_IEEE_SGE_SIMPLE64))
4788                        >> 4);
4789                 ddi_put32(p->m_acc_hdl,
4790                        &ieeesgechain->Length,
4791                        mpt->m_req_frame_size /
4792                        sizeof (MPI2_IEEE_SGE_SIMPLE64) *
4793                        sizeof (MPI2_IEEE_SGE_SIMPLE64));
4794             } else {
4795             /*
4796             * This is the last frame. Set
4797             * the NextChainOffset to 0 and
4798             * Length is the total size of
4799             * all remaining simple elements
4800             */
4801                 ddi_put8(p->m_acc_hdl,
4802                        &ieeesgechain->NextChainOffset,
4803                        0);
4804                 ddi_put32(p->m_acc_hdl,
4805                        &ieeesgechain->Length,
4806                        (cookiec - j) *

```

```

4807         sizeof (MPI2_IEEE_SGE_SIMPLE64));
4808     }
4810     /* Jump to the next frame */
4811     ieeesge = (pMpi2IeeeSgeSimple64_t)
4812     ((char *)p->m_frames_addr +
4813     (int)mpt->m_req_frame_size * k);
4815     continue;
4816 }
4818     ddi_put32(p->m_acc_hdl,
4819     &ieeesge->Address.Low,
4820     dmap->addr.address64.Low);
4821     ddi_put32(p->m_acc_hdl,
4822     &ieeesge->Address.High,
4823     dmap->addr.address64.High);
4824     ddi_put32(p->m_acc_hdl,
4825     &ieeesge->Length, dmap->count);
4826     flags = (MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT |
4827     MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR);
4829     /*
4830     * If we are at the end of the frame and
4831     * there is another frame to fill in
4832     * do we need to do anything?
4833     * if ((l == sgemax) && (k != frames)) {
4834     * }
4835     */
4837     /*
4838     * If this is the final cookie set end of list.
4839     */
4840     if (j == i) {
4841         flags |= MPI25_IEEE_SGE_FLAGS_END_OF_LIST;
4842     }
4844     ddi_put8(p->m_acc_hdl, &ieeesge->Flags, flags);
4845     dmap++;
4846     ieeesge++;
4847 }
4848 }
4850     /*
4851     * Sync DMA with the chain buffers that were just created
4852     */
4853     (void) ddi_dma_sync(p->m_dma_hdl, 0, 0, DDI_DMA_SYNC_FORDEV);
4854 }
4856 static void
4857 mptsas_sge_setup(mptsas_t *mpt, mptsas_cmd_t *cmd, uint32_t *control,
4858     pMpi2SCSIIOrequest_t frame, ddi_acc_handle_t acc_hdl)
4859 {
4860     ASSERT(cmd->cmd_flags & CFLAG_DMAVALID);
4862     NDBG1(("mptsas_sge_setup: cookiec=%d", cmd->cmd_cookiec));
4864     /*
4865     * Set read/write bit in control.
4866     */
4867     if (cmd->cmd_flags & CFLAG_DMASEND) {
4868         *control |= MPI2_SCSIIO_CONTROL_WRITE;
4869     } else {
4870         *control |= MPI2_SCSIIO_CONTROL_READ;
4871     }

```

```

4873     ddi_put32(acc_hdl, &frame->DataLength, cmd->cmd_dmacount);
4875     /*
4876     * We have 4 cases here. First where we can fit all the
4877     * SG elements into the main frame, and the case
4878     * where we can't. The SG element is also different when using
4879     * MPI2.5 interface.
4880     * If we have more cookies than we can attach to a frame
4881     * we will need to use a chain element to point
4882     * a location of memory where the rest of the S/G
4883     * elements reside.
4884     */
4885     if (cmd->cmd_cookiec <= MPTSAS_MAX_FRAME_SGES64(mpt)) {
4886         if (mpt->m_MPI25) {
4887             mptsas_ieee_sge_mainframe(cmd, frame, acc_hdl,
4888             cmd->cmd_cookiec,
4889             MPI25_IEEE_SGE_FLAGS_END_OF_LIST);
4890         } else {
4891             mptsas_sge_mainframe(cmd, frame, acc_hdl,
4892             cmd->cmd_cookiec,
4893             ((uint32_t)(MPI2_SGE_FLAGS_LAST_ELEMENT
4894             | MPI2_SGE_FLAGS_END_OF_BUFFER
4895             | MPI2_SGE_FLAGS_END_OF_LIST) <<
4896             MPI2_SGE_FLAGS_SHIFT));
4897         }
4898     } else {
4899         if (mpt->m_MPI25) {
4900             mptsas_ieee_sge_chain(mpt, cmd, frame, acc_hdl);
4901         } else {
4902             mptsas_sge_chain(mpt, cmd, frame, acc_hdl);
4903         }
4904     }
4905 }
4907 /*
4908 * Interrupt handling
4909 * Utility routine. Poll for status of a command sent to HBA
4910 * without interrupts (a FLAG_NOINTR command).
4911 */
4912 int
4913 mptsas_poll(mptsas_t *mpt, mptsas_cmd_t *poll_cmd, int polltime)
4914 {
4915     int     rval = TRUE;
4917     NDBG5(("mptsas_poll: cmd=0x%p", (void *)poll_cmd));
4919     if ((poll_cmd->cmd_flags & CFLAG_TM_CMD) == 0) {
4920         mptsas_restart_hba(mpt);
4921     }
4923     /*
4924     * Wait, using drv_usecwait(), long enough for the command to
4925     * reasonably return from the target if the target isn't
4926     * "dead". A polled command may well be sent from scsi_poll, and
4927     * there are retries built in to scsi_poll if the transport
4928     * accepted the packet (TRAN_ACCEPT). scsi_poll waits 1 second
4929     * and retries the transport up to scsi_poll_busyct times
4930     * (currently 60) if
4931     * 1. pkt_reason is CMD_INCOMPLETE and pkt_state is 0, or
4932     * 2. pkt_reason is CMD_CMPLT and *pkt_scbp has STATUS_BUSY
4933     *
4934     * limit the waiting to avoid a hang in the event that the
4935     * cmd never gets started but we are still receiving interrupts
4936     */
4937     while (!(poll_cmd->cmd_flags & CFLAG_FINISHED)) {
4938         if (mptsas_wait_intr(mpt, polltime) == FALSE) {

```

```

4939         NDBG5(("mptsas_poll: command incomplete"));
4940         rval = FALSE;
4941         break;
4942     }
4943 }
4944
4945 if (rval == FALSE) {
4946
4947     /*
4948     * this isn't supposed to happen, the hba must be wedged
4949     * Mark this cmd as a timeout.
4950     */
4951     mptsas_set_pkt_reason(mpt, poll_cmd, CMD_TIMEOUT,
4952         (STAT_TIMEOUT|STAT_ABORTED));
4953
4954     if (poll_cmd->cmd_queued == FALSE) {
4955
4956         NDBG5(("mptsas_poll: not on waitq"));
4957
4958         poll_cmd->cmd_pkt->pkt_state |=
4959             (STATE_GOT_BUS|STATE_GOT_TARGET|STATE_SENT_CMD);
4960     } else {
4961
4962         /* find and remove it from the waitq */
4963         NDBG5(("mptsas_poll: delete from waitq"));
4964         mptsas_waitq_delete(mpt, poll_cmd);
4965     }
4966 }
4967 mptsas_fma_check(mpt, poll_cmd);
4968 NDBG5(("mptsas_poll: done"));
4969 return (rval);
4970 }
4971 }

```

\_\_\_\_\_ unchanged portion omitted \_\_\_\_\_

```

5815 static void
5816 mptsas_process_intr(mptsas_t *mpt,
5817     pMpi2ReplyDescriptorsUnion_t reply_desc_union)
5818 {
5819     uint8_t reply_type;
5820
5821     ASSERT(mutex_owned(&mpt->m_mutex));
5822
5823     /*
5824     * The reply is valid, process it according to its
5825     * type. Also, set a flag for updated the reply index
5826     * after they've all been processed.
5827     */
5828     reply_type = ddi_get8(mpt->m_acc_post_queue_hdl,
5829         &reply_desc_union->Default.ReplyFlags);
5830     reply_type &= MPI2_RPY_DESCRIPTOR_FLAGS_TYPE_MASK;
5831     if (reply_type == MPI2_RPY_DESCRIPTOR_FLAGS_SCSI_IO_SUCCESS ||
5832         reply_type == MPI25_RPY_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO_SUCCESS) {
5833         if (reply_type == MPI2_RPY_DESCRIPTOR_FLAGS_SCSI_IO_SUCCESS) {
5834             mptsas_handle_scsi_io_success(mpt, reply_desc_union);
5835         } else if (reply_type == MPI2_RPY_DESCRIPTOR_FLAGS_ADDRESS_REPLY) {
5836             mptsas_handle_address_reply(mpt, reply_desc_union);
5837         } else {
5838             mptsas_log(mpt, CE_WARN, "?Bad reply type %x", reply_type);
5839             ddi_fm_service_impact(mpt->m_dip, DDI_SERVICE_UNAFFECTED);
5840         }
5841     }
5842     /*
5843     * Clear the reply descriptor for re-use and increment
5844     * index.
5845     */

```

```

5845         ddi_put64(mpt->m_acc_post_queue_hdl,
5846             &((uint64_t *) (void *) mpt->m_post_queue)[mpt->m_post_index],
5847             0xFFFFFFFFFFFFFFFF);
5848         (void) ddi_dma_sync(mpt->m_dma_post_queue_hdl, 0, 0,
5849             DDI_DMA_SYNC_FORDEV);
5850     }

```

\_\_\_\_\_ unchanged portion omitted \_\_\_\_\_

```

9629 #ifdef MPTSAS_DEBUG
9630 /*PRINTFLIKE1*/
9631 void
9632 mptsas_printf(char *fmt, ...)
9633 {
9634     dev_info_t *dev = 0;
9635     va_list ap;
9636
9637     mutex_enter(&mptsas_log_mutex);
9638
9639     va_start(ap, fmt);
9640     (void) vsprintf(mptsas_log_buf, fmt, ap);
9641     va_end(ap);
9642
9643 #ifdef PROM_PRINTF
9644     prom_printf("%s:\t%s\n", mptsas_label, mptsas_log_buf);
9645 #else
9646     scsi_log(dev, mptsas_label, CE_CONT, "!%s\n", mptsas_log_buf);
9647     scsi_log(dev, mptsas_label, SCSI_DEBUG, "%s\n", mptsas_log_buf);
9648 #endif
9649     mutex_exit(&mptsas_log_mutex);
9650 }

```

\_\_\_\_\_ unchanged portion omitted \_\_\_\_\_

```

10007 static void
10008 mptsas_passthru_sge(ddd_acc_handle_t acc_hdl, mptsas_pt_request_t *pt,
10009     pMpi2SGESimple64_t sgep)
10010 mptsas_start_passthru(mptsas_t *mpt, mptsas_cmd_t *cmd)
10011 {
10012     uint32_t sge_flags;
10013     uint32_t data_size, dataout_size;
10014     caddr_t mmp;
10015     pMPI2RequestHeader_t request_hdrp;
10016     struct scsi_pkt *pkt = cmd->cmd_pkt;
10017     mptsas_pt_request_t *pt = pkt->pkt_ha_private;
10018     uint32_t request_size, data_size, dataout_size;
10019     uint32_t direction;
10020     ddi_dma_cookie_t data_cookie;
10021     ddi_dma_cookie_t dataout_cookie;
10022     uint32_t request_desc_low, request_desc_high = 0;
10023     uint32_t i, sense_bufp;
10024     uint8_t desc_type;
10025     uint8_t *request, function;
10026     ddi_dma_handle_t dma_hdl = mpt->m_dma_req_frame_hdl;
10027     ddi_acc_handle_t acc_hdl = mpt->m_acc_req_frame_hdl;
10028
10029     desc_type = MPI2_REQ_DESCRIPTOR_FLAGS_DEFAULT_TYPE;
10030
10031     request = pt->request;
10032     direction = pt->direction;
10033     request_size = pt->request_size;
10034     data_size = pt->data_size;
10035     dataout_size = pt->dataout_size;
10036     data_cookie = pt->data_cookie;
10037     dataout_cookie = pt->dataout_cookie;
10038
10039     /*
10040     * Store the passthrough message in memory location

```

```

9699  * corresponding to our slot number
9700  */
9701  memp = mpt->m_req_frame + (mpt->m_req_frame_size * cmd->cmd_slot);
9702  request_hdrp = (pMPI2RequestHeader_t)memp;
9703  bzero(memp, mpt->m_req_frame_size);

9705  for (i = 0; i < request_size; i++) {
9706      bcopy(request + i, memp + i, 1);
9707  }

9709  if (data_size || dataout_size) {
9710      pMpi2SGESimple64_t      sgep;
9711      uint32_t                sge_flags;

9713      sgep = (pMpi2SGESimple64_t)((uint8_t *)request_hdrp +
9714      request_size);
10021  if (dataout_size) {

10022      sge_flags = dataout_size |
10023      ((uint32_t)(MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
10024      MPI2_SGE_FLAGS_END_OF_BUFFER |
10025      MPI2_SGE_FLAGS_HOST_TO_IOC |
10026      MPI2_SGE_FLAGS_64_BIT_ADDRESSING) <<
10027      MPI2_SGE_FLAGS_SHIFT);
10028      ddi_put32(acc_hdl, &sgep->FlagsLength, sge_flags);
10029      ddi_put32(acc_hdl, &sgep->Address.Low,
10030      (uint32_t)(dataout_cookie.dmac_laddress & 0xffffffff));
9725      (uint32_t)(dataout_cookie.dmac_laddress &
9726      0xffffffff));
10031      ddi_put32(acc_hdl, &sgep->Address.High,
10032      (uint32_t)(dataout_cookie.dmac_laddress >> 32));
9728      (uint32_t)(dataout_cookie.dmac_laddress
9729      >> 32));
10033      sgep++;
10034  }
10035  sge_flags = data_size;
10036  sge_flags |= ((uint32_t)(MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
10037      MPI2_SGE_FLAGS_LAST_ELEMENT |
10038      MPI2_SGE_FLAGS_END_OF_BUFFER |
10039      MPI2_SGE_FLAGS_END_OF_LIST |
10040      MPI2_SGE_FLAGS_64_BIT_ADDRESSING) <<
10041      MPI2_SGE_FLAGS_SHIFT);
10042  if (pt->direction == MPTSAS_PASS_THRU_DIRECTION_WRITE) {
9739      if (direction == MPTSAS_PASS_THRU_DIRECTION_WRITE) {
10043      sge_flags |= ((uint32_t)(MPI2_SGE_FLAGS_HOST_TO_IOC) <<
10044      MPI2_SGE_FLAGS_SHIFT);
10045  } else {
10046      sge_flags |= ((uint32_t)(MPI2_SGE_FLAGS_IOC_TO_HOST) <<
10047      MPI2_SGE_FLAGS_SHIFT);
10048  }
10049  ddi_put32(acc_hdl, &sgep->FlagsLength, sge_flags);
9746      ddi_put32(acc_hdl, &sgep->FlagsLength,
9747      sge_flags);
10050  ddi_put32(acc_hdl, &sgep->Address.Low,
10051  (uint32_t)(data_cookie.dmac_laddress & 0xffffffff));
9749      (uint32_t)(data_cookie.dmac_laddress &
9750      0xffffffff));
10052  ddi_put32(acc_hdl, &sgep->Address.High,
10053  (uint32_t)(data_cookie.dmac_laddress >> 32));
10054  }

10056 static void
10057 mptsas_passthru_ieee_sge(ddi_acc_handle_t acc_hdl, mptsas_pt_request_t *pt,
10058 pMpi2IeeeSgeSimple64_t ieeeesgеп)
10059 {
10060     uint8_t                sge_flags;

```

```

10061     uint32_t                data_size, dataout_size;
10062     ddi_dma_cookie_t        data_cookie;
10063     ddi_dma_cookie_t        dataout_cookie;

10065     data_size = pt->data_size;
10066     dataout_size = pt->dataout_size;
10067     data_cookie = pt->data_cookie;
10068     dataout_cookie = pt->dataout_cookie;

10070     sge_flags = (MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT |
10071     MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR);
10072     if (dataout_size) {
10073         ddi_put32(acc_hdl, &ieeeesgеп->Length, dataout_size);
10074         ddi_put32(acc_hdl, &ieeeesgеп->Address.Low,
10075         (uint32_t)(dataout_cookie.dmac_laddress &
10076         0xffffffff));
10077         ddi_put32(acc_hdl, &ieeeesgеп->Address.High,
10078         (uint32_t)(dataout_cookie.dmac_laddress >> 32));
10079         ddi_put8(acc_hdl, &ieeeesgеп->Flags, sge_flags);
10080         ieeeesgеп++;
10081     }
10082     sge_flags |= MPI25_IEEE_SGE_FLAGS_END_OF_LIST;
10083     ddi_put32(acc_hdl, &ieeeesgеп->Length, data_size);
10084     ddi_put32(acc_hdl, &ieeeesgеп->Address.Low,
10085     (uint32_t)(data_cookie.dmac_laddress & 0xffffffff));
10086     ddi_put32(acc_hdl, &ieeeesgеп->Address.High,
10087     (uint32_t)(data_cookie.dmac_laddress >> 32));
10088     ddi_put8(acc_hdl, &ieeeesgеп->Flags, sge_flags);
10089 }

10091 static void
10092 mptsas_start_passthru(mptsas_t *mpt, mptsas_cmd_t *cmd)
10093 {
10094     caddr_t                memp;
10095     pMPI2RequestHeader_t  request_hdrp;
10096     struct scsi_pkt        *pkt = cmd->cmd_pkt;
10097     mptsas_pt_request_t    *pt = pkt->pkt_ha_private;
10098     uint32_t                request_size;
10099     uint32_t                request_desc_low, request_desc_high = 0;
10100     uint64_t                sense_bufp;
10101     uint8_t                desc_type;
10102     uint8_t                *request, function;
10103     ddi_dma_handle_t        dma_hdl = mpt->m_dma_req_frame_hdl;
10104     ddi_acc_handle_t        acc_hdl = mpt->m_acc_req_frame_hdl;

10106     desc_type = MPI2_REQ_DESCRIPTOR_FLAGS_DEFAULT_TYPE;

10108     request = pt->request;
10109     request_size = pt->request_size;

10111     /*
10112     * Store the passthrough message in memory location
10113     * corresponding to our slot number
10114     */
10115     memp = mpt->m_req_frame + (mpt->m_req_frame_size * cmd->cmd_slot);
10116     request_hdrp = (pMPI2RequestHeader_t)memp;
10117     bzero(memp, mpt->m_req_frame_size);

10119     bcopy(request, memp, request_size);

10121     NDBG15(("mptsas_start_passthru: Func 0x%x, MsgFlags 0x%x, "
10122     "size=%d, in %d, out %d", request_hdrp->Function,
10123     request_hdrp->MsgFlags, request_size,
10124     pt->data_size, pt->dataout_size));

10126     /*

```

```

10127     * Add an SGE, even if the length is zero.
10128     */
10129     if (mpt->m MPI25 && pt->simple == 0) {
10130         mptsas_passthru_ieee_sge(acc_hdl, pt,
10131             (pMpi2IeeeSgeSimple64_t)
10132             ((uint8_t *)request_hdrp + pt->sgl_offset));
10133     } else {
10134         mptsas_passthru_sge(acc_hdl, pt,
10135             (pMpi2SGESimple64_t)
10136             ((uint8_t *)request_hdrp + pt->sgl_offset));
10137     }
10139     function = request_hdrp->Function;
10140     if ((function == MPI2_FUNCTION_SCSI_IO_REQUEST) ||
10141         (function == MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH)) {
10142         pMpi2SCSIIORequest_t scsi_io_req;
10144         NDBG15(("mptsas_start_passthru: Is SCSI IO Req"));
10145         scsi_io_req = (pMpi2SCSIIORequest_t)request_hdrp;
10146         /*
10147          * Put SGE for data and data_out buffer at the end of
10148          * scsi_io_request message header. (64 bytes in total)
10149          * Following above SGEs, the residual space will be
10150          * used by sense data.
10151          */
10152         ddi_put8(acc_hdl,
10153             &scsi_io_req->SenseBufferLength,
10154             (uint8_t)(request_size - 64));
10156         sense_bufp = (uint32_t)(mpt->m_req_frame_dma_addr +
10157             (mpt->m_req_frame_size * cmd->cmd_slot) & 0xfffffffffull);
9771         sense_bufp = mpt->m_req_frame_dma_addr +
9772             (mpt->m_req_frame_size * cmd->cmd_slot);
10158         sense_bufp += 64;
10159         ddi_put32(acc_hdl,
10160             &scsi_io_req->SenseBufferLowAddress, sense_bufp);
10162         /*
10163          * Set SGLOffset0 value
10164          */
10165         ddi_put8(acc_hdl, &scsi_io_req->SGLOffset0,
10166             offsetof(MPI2_SCSI_IO_REQUEST, SGL) / 4);
10168         /*
10169          * Setup descriptor info. RAID passthrough must use the
10170          * default request descriptor which is already set, so if this
10171          * is a SCSI IO request, change the descriptor to SCSI IO.
10172          */
10173         if (function == MPI2_FUNCTION_SCSI_IO_REQUEST) {
10174             desc_type = MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO;
10175             request_desc_high = (ddi_get16(acc_hdl,
10176                 &scsi_io_req->DevHandle) << 16);
10177         }
10178     }
10180     /*
10181     * We must wait till the message has been completed before
10182     * beginning the next message so we wait for this one to
10183     * finish.
10184     */
10185     (void) ddi_dma_sync(dma_hdl, 0, 0, DDI_DMA_SYNC_FORDEV);
10186     request_desc_low = (cmd->cmd_slot << 16) + desc_type;
10187     cmd->cmd_rfm = NULL;
10188     MPTSAS_START_CMD(mpt, request_desc_low, request_desc_high);
10189     if ((mptsas_check_dma_handle(dma_hdl) != DDI_SUCCESS) ||
10190         (mptsas_check_acc_handle(acc_hdl) != DDI_SUCCESS)) {

```

```

10191         ddi_fm_service_impact(mpt->m_dip, DDI_SERVICE_UNAFFECTED);
10192     }
10193 }
10195 typedef void (mptsas_pre_f)(mptsas_t *, mptsas_pt_request_t *);
10196 static mptsas_pre_f mpi_pre_ioc_facts;
10197 static mptsas_pre_f mpi_pre_port_facts;
10198 static mptsas_pre_f mpi_pre_fw_download;
10199 static mptsas_pre_f mpi_pre_fw_25_download;
10200 static mptsas_pre_f mpi_pre_fw_upload;
10201 static mptsas_pre_f mpi_pre_fw_25_upload;
10202 static mptsas_pre_f mpi_pre_sata_passthrough;
10203 static mptsas_pre_f mpi_pre_smp_passthrough;
10204 static mptsas_pre_f mpi_pre_config;
10205 static mptsas_pre_f mpi_pre_sas_io_unit_control;
10206 static mptsas_pre_f mpi_pre_scsi_io_req;
10208 /*
10209  * Prepare the pt for a SAS2 FW_DOWNLOAD request.
10210  */
10211 static void
10212 mpi_pre_fw_download(mptsas_t *mpt, mptsas_pt_request_t *pt)
10213 {
10214     pMpi2FWDownloadTCSGE_t tcsge;
10215     pMpi2FWDownloadRequest req;
10217     /*
10218     * If SAS3, call separate function.
10219     */
10220     if (mpt->m MPI25) {
10221         mpi_pre_fw_25_download(mpt, pt);
10222         return;
10223     }
10225     /*
10226     * User requests should come in with the Transaction
10227     * context element where the SGL will go. Putting the
10228     * SGL after that seems to work, but don't really know
10229     * why. Other drivers tend to create an extra SGL and
10230     * refer to the TCE through that.
10231     */
10232     req = (pMpi2FWDownloadRequest)pt->request;
10233     tcsge = (pMpi2FWDownloadTCSGE_t)&req->SGL;
10234     if (tcsge->ContextSize != 0 || tcsge->DetailsLength != 12 ||
10235         tcsge->Flags != MPI2_SGE_FLAGS_TRANSACTION_ELEMENT) {
10236         mptsas_log(mpt, CE_WARN, "FW Download tce invalid!");
10237     }
10239     pt->sgl_offset = offsetof(MPI2_FW_DOWNLOAD_REQUEST, SGL) +
10240         sizeof(*tcsge);
10241     if (pt->request_size != pt->sgl_offset)
10242         NDBG15(("mpi_pre_fw_download(): Incorrect req size, "
10243             "0x%x, should be 0x%x, dataoutsz 0x%x",
10244             (int)pt->request_size, (int)pt->sgl_offset,
10245             (int)pt->dataout_size);
10246     if (pt->data_size < sizeof(MPI2_FW_DOWNLOAD_REPLY))
10247         NDBG15(("mpi_pre_fw_download(): Incorrect rep size, "
10248             "0x%x, should be 0x%x", pt->data_size,
10249             (int)sizeof(MPI2_FW_DOWNLOAD_REPLY));
10250 }
10252 /*
10253  * Prepare the pt for a SAS3 FW_DOWNLOAD request.
10254  */
10255 static void
10256 mpi_pre_fw_25_download(mptsas_t *mpt, mptsas_pt_request_t *pt)

```

```

10257 {
10258     pMpi2FWDownloadTCSGE_t tcsge;
10259     pMpi2FWDownloadRequest req2;
10260     pMpi25FWDownloadRequest req25;

10262     /*
10263     * User requests should come in with the Transaction
10264     * context element where the SGL will go. The new firmware
10265     * Doesn't use TCE and has space in the main request for
10266     * this information. So move to the right place.
10267     */
10268     req2 = (pMpi2FWDownloadRequest)pt->request;
10269     req25 = (pMpi25FWDownloadRequest)pt->request;
10270     tcsge = (pMpi2FWDownloadTCSGE_t)&req2->SGL;
10271     if (tcsge->ContextSize != 0 || tcsge->DetailsLength != 12 ||
10272         tcsge->Flags != MPI2_SGE_FLAGS_TRANSACTION_ELEMENT) {
10273         mptsas_log(mpt, CE_WARN, "FW Download tce invalid!");
10274     }
10275     req25->ImageOffset = tcsge->ImageOffset;
10276     req25->ImageSize = tcsge->ImageSize;

10278     pt->sgl_offset = offsetof(MPI25_FW_DOWNLOAD_REQUEST, SGL);
10279     if (pt->request_size != pt->sgl_offset)
10280         NDBG15(("mpi_pre_fw_25_download(): Incorrect req size, "
10281             "0x%x, should be 0x%x, dataoutasz 0x%x",
10282             pt->request_size, pt->sgl_offset,
10283             pt->dataout_size));
10284     if (pt->data_size < sizeof (MPI2_FW_DOWNLOAD_REPLY))
10285         NDBG15(("mpi_pre_fw_25_download(): Incorrect rep size, "
10286             "0x%x, should be 0x%x", pt->data_size,
10287             (int)sizeof (MPI2_FW_UPLOAD_REPLY)));
10288 }

10290 /*
10291 * Prepare the pt for a SAS2 FW_UPLOAD request.
10292 */
10293 static void
10294 mpi_pre_fw_upload(mptsas_t *mpt, mptsas_pt_request_t *pt)
10295 {
10296     pMpi2FWUploadTCSGE_t tcsge;
10297     pMpi2FWUploadRequest_t req;

10299     /*
10300     * If SAS3, call separate function.
10301     */
10302     if (mpt->m_MPI25) {
10303         mpi_pre_fw_25_upload(mpt, pt);
10304         return;
10305     }

10307     /*
10308     * User requests should come in with the Transaction
10309     * context element where the SGL will go. Putting the
10310     * SGL after that seems to work, but don't really know
10311     * why. Other drivers tend to create an extra SGL and
10312     * refer to the TCE through that.
10313     */
10314     req = (pMpi2FWUploadRequest_t)pt->request;
10315     tcsge = (pMpi2FWUploadTCSGE_t)&req->SGL;
10316     if (tcsge->ContextSize != 0 || tcsge->DetailsLength != 12 ||
10317         tcsge->Flags != MPI2_SGE_FLAGS_TRANSACTION_ELEMENT) {
10318         mptsas_log(mpt, CE_WARN, "FW Upload tce invalid!");
10319     }

10321     pt->sgl_offset = offsetof(MPI2_FW_UPLOAD_REQUEST, SGL) +
10322     sizeof (*tcsge);

```

```

10323     if (pt->request_size != pt->sgl_offset)
10324         NDBG15(("mpi_pre_fw_upload(): Incorrect req size, "
10325             "0x%x, should be 0x%x, dataoutasz 0x%x",
10326             pt->request_size, pt->sgl_offset,
10327             pt->dataout_size));
10328     if (pt->data_size < sizeof (MPI2_FW_UPLOAD_REPLY))
10329         NDBG15(("mpi_pre_fw_upload(): Incorrect rep size, "
10330             "0x%x, should be 0x%x", pt->data_size,
10331             (int)sizeof (MPI2_FW_UPLOAD_REPLY)));
10332 }

10334 /*
10335 * Prepare the pt a SAS3 FW_UPLOAD request.
10336 */
10337 static void
10338 mpi_pre_fw_25_upload(mptsas_t *mpt, mptsas_pt_request_t *pt)
10339 {
10340     pMpi2FWUploadTCSGE_t tcsge;
10341     pMpi2FWUploadRequest_t req2;
10342     pMpi25FWUploadRequest_t req25;

10344     /*
10345     * User requests should come in with the Transaction
10346     * context element where the SGL will go. The new firmware
10347     * Doesn't use TCE and has space in the main request for
10348     * this information. So move to the right place.
10349     */
10350     req2 = (pMpi2FWUploadRequest_t)pt->request;
10351     req25 = (pMpi25FWUploadRequest_t)pt->request;
10352     tcsge = (pMpi2FWUploadTCSGE_t)&req2->SGL;
10353     if (tcsge->ContextSize != 0 || tcsge->DetailsLength != 12 ||
10354         tcsge->Flags != MPI2_SGE_FLAGS_TRANSACTION_ELEMENT) {
10355         mptsas_log(mpt, CE_WARN, "FW Upload tce invalid!");
10356     }
10357     req25->ImageOffset = tcsge->ImageOffset;
10358     req25->ImageSize = tcsge->ImageSize;

10360     pt->sgl_offset = offsetof(MPI25_FW_UPLOAD_REQUEST, SGL);
10361     if (pt->request_size != pt->sgl_offset)
10362         NDBG15(("mpi_pre_fw_25_upload(): Incorrect req size, "
10363             "0x%x, should be 0x%x, dataoutasz 0x%x",
10364             pt->request_size, pt->sgl_offset,
10365             pt->dataout_size));
10366     if (pt->data_size < sizeof (MPI2_FW_UPLOAD_REPLY))
10367         NDBG15(("mpi_pre_fw_25_upload(): Incorrect rep size, "
10368             "0x%x, should be 0x%x", pt->data_size,
10369             (int)sizeof (MPI2_FW_UPLOAD_REPLY)));
10370 }

10372 /*
10373 * Prepare the pt for an IOC_FACTS request.
10374 */
10375 static void
10376 mpi_pre_loc_facts(mptsas_t *mpt, mptsas_pt_request_t *pt)
10377 {
10378     #ifndef __lock_lint
10379         _NOTE(ARGUNUSED(mpt))
10380     #endif
10381     if (pt->request_size != sizeof (MPI2_IOC_FACTS_REQUEST))
10382         NDBG15(("mpi_pre_loc_facts(): Incorrect req size, "
10383             "0x%x, should be 0x%x, dataoutasz 0x%x",
10384             pt->request_size,
10385             (int)sizeof (MPI2_IOC_FACTS_REQUEST),
10386             pt->dataout_size));
10387     if (pt->data_size != sizeof (MPI2_IOC_FACTS_REPLY))
10388         NDBG15(("mpi_pre_loc_facts(): Incorrect rep size, "

```

```

10389         "0x%x, should be 0x%x", pt->data_size,
10390         (int)sizeof (MPI2_IOC_FACTS_REPLY));
10391     pt->sgl_offset = (uint16_t)pt->request_size;
10392 }

10394 /*
10395  * Prepare the pt for a PORT_FACTS request.
10396  */
10397 static void
10398 mpi_pre_port_facts(mptsas_t *mpt, mptsas_pt_request_t *pt)
10399 {
10400 #ifndef __lock_lint
10401     _NOTE(ARGUNUSED(mpt))
10402 #endif
10403     if (pt->request_size != sizeof (MPI2_PORT_FACTS_REQUEST))
10404         NDBG15(("mpi_pre_port_facts(): Incorrect req size, "
10405             "0x%x, should be 0x%x, dataoutasz 0x%x",
10406             pt->request_size,
10407             (int)sizeof (MPI2_PORT_FACTS_REQUEST),
10408             pt->dataout_size));
10409     if (pt->data_size != sizeof (MPI2_PORT_FACTS_REPLY))
10410         NDBG15(("mpi_pre_port_facts(): Incorrect rep size, "
10411             "0x%x, should be 0x%x", pt->data_size,
10412             (int)sizeof (MPI2_PORT_FACTS_REPLY));
10413     pt->sgl_offset = (uint16_t)pt->request_size;
10414 }

10416 /*
10417  * Prepare pt for a SATA_PASSTHROUGH request.
10418  */
10419 static void
10420 mpi_pre_sata_passthrough(mptsas_t *mpt, mptsas_pt_request_t *pt)
10421 {
10422 #ifndef __lock_lint
10423     _NOTE(ARGUNUSED(mpt))
10424 #endif
10425     pt->sgl_offset = offsetof(MPI2_SATA_PASSTHROUGH_REQUEST, SGL);
10426     if (pt->request_size != pt->sgl_offset)
10427         NDBG15(("mpi_pre_sata_passthrough(): Incorrect req size, "
10428             "0x%x, should be 0x%x, dataoutasz 0x%x",
10429             pt->request_size, pt->sgl_offset,
10430             pt->dataout_size));
10431     if (pt->data_size != sizeof (MPI2_SATA_PASSTHROUGH_REPLY))
10432         NDBG15(("mpi_pre_sata_passthrough(): Incorrect rep size, "
10433             "0x%x, should be 0x%x", pt->data_size,
10434             (int)sizeof (MPI2_SATA_PASSTHROUGH_REPLY));
10435 }

10437 static void
10438 mpi_pre_smp_passthrough(mptsas_t *mpt, mptsas_pt_request_t *pt)
10439 {
10440 #ifndef __lock_lint
10441     _NOTE(ARGUNUSED(mpt))
10442 #endif
10443     pt->sgl_offset = offsetof(MPI2_SMP_PASSTHROUGH_REQUEST, SGL);
10444     if (pt->request_size != pt->sgl_offset)
10445         NDBG15(("mpi_pre_smp_passthrough(): Incorrect req size, "
10446             "0x%x, should be 0x%x, dataoutasz 0x%x",
10447             pt->request_size, pt->sgl_offset,
10448             pt->dataout_size));
10449     if (pt->data_size != sizeof (MPI2_SMP_PASSTHROUGH_REPLY))
10450         NDBG15(("mpi_pre_smp_passthrough(): Incorrect rep size, "
10451             "0x%x, should be 0x%x", pt->data_size,
10452             (int)sizeof (MPI2_SMP_PASSTHROUGH_REPLY));
10453 }

```

```

10455 /*
10456  * Prepare pt for a CONFIG request.
10457  */
10458 static void
10459 mpi_pre_config(mptsas_t *mpt, mptsas_pt_request_t *pt)
10460 {
10461 #ifndef __lock_lint
10462     _NOTE(ARGUNUSED(mpt))
10463 #endif
10464     pt->sgl_offset = offsetof(MPI2_CONFIG_REQUEST, PageBufferSGL);
10465     if (pt->request_size != pt->sgl_offset)
10466         NDBG15(("mpi_pre_config(): Incorrect req size, 0x%x, "
10467             "should be 0x%x, dataoutasz 0x%x", pt->request_size,
10468             pt->sgl_offset, pt->dataout_size));
10469     if (pt->data_size != sizeof (MPI2_CONFIG_REPLY))
10470         NDBG15(("mpi_pre_config(): Incorrect rep size, 0x%x, "
10471             "should be 0x%x", pt->data_size,
10472             (int)sizeof (MPI2_CONFIG_REPLY));
10473     pt->simple = 1;
10474 }

10476 /*
10477  * Prepare pt for a SCSI_IO_REQ request.
10478  */
10479 static void
10480 mpi_pre_scsi_io_req(mptsas_t *mpt, mptsas_pt_request_t *pt)
10481 {
10482 #ifndef __lock_lint
10483     _NOTE(ARGUNUSED(mpt))
10484 #endif
10485     pt->sgl_offset = offsetof(MPI2_SCSI_IO_REQUEST, SGL);
10486     if (pt->request_size != pt->sgl_offset)
10487         NDBG15(("mpi_pre_config(): Incorrect req size, 0x%x, "
10488             "should be 0x%x, dataoutasz 0x%x", pt->request_size,
10489             pt->sgl_offset,
10490             pt->dataout_size));
10491     if (pt->data_size != sizeof (MPI2_SCSI_IO_REPLY))
10492         NDBG15(("mpi_pre_config(): Incorrect rep size, 0x%x, "
10493             "should be 0x%x", pt->data_size,
10494             (int)sizeof (MPI2_SCSI_IO_REPLY));
10495 }

10497 /*
10498  * Prepare the mptsas_cmd for a SAS_IO_UNIT_CONTROL request.
10499  */
10500 static void
10501 mpi_pre_sas_io_unit_control(mptsas_t *mpt, mptsas_pt_request_t *pt)
10502 {
10503 #ifndef __lock_lint
10504     _NOTE(ARGUNUSED(mpt))
10505 #endif
10506     pt->sgl_offset = (uint16_t)pt->request_size;
10507 }

10509 /*
10510  * A set of functions to prepare an mptsas_cmd for the various
10511  * supported requests.
10512  */
10513 static struct mptsas_func {
10514     U8           Function;
10515     char        *Name;
10516     mptsas_pre_f *f_pre;
10517 } mptsas_func_list[] = {
10518     { MPI2_FUNCTION_IOC_FACTS, "IOC_FACTS",          mpi_pre_ioc_facts },
10519     { MPI2_FUNCTION_PORT_FACTS, "PORT_FACTS",        mpi_pre_port_facts },
10520     { MPI2_FUNCTION_FW_DOWNLOAD, "FW_DOWNLOAD",      mpi_pre_fw_download },

```

```

10521 { MPI2_FUNCTION_FW_UPLOAD, "FW_UPLOAD", mpi_pre_fw_upload },
10522 { MPI2_FUNCTION_SATA_PASSTHROUGH, "SATA_PASSTHROUGH",
10523   mpi_pre_sata_passthrough },
10524 { MPI2_FUNCTION_SMP_PASSTHROUGH, "SMP_PASSTHROUGH",
10525   mpi_pre_smp_passthrough },
10526 { MPI2_FUNCTION_SCSI_IO_REQUEST, "SCSI_IO_REQUEST",
10527   mpi_pre_scsi_io_req },
10528 { MPI2_FUNCTION_CONFIG, "CONFIG", mpi_pre_config },
10529 { MPI2_FUNCTION_SAS_IO_UNIT_CONTROL, "SAS_IO_UNIT_CONTROL",
10530   mpi_pre_sas_io_unit_control },
10531 { 0xFF, NULL, NULL } /* list end */
10532 };

10534 static void
10535 mptsas_prep_sgl_offset(mptsas_t *mpt, mptsas_pt_request_t *pt)
10536 {
10537     pMPI2RequestHeader_t hdr;
10538     struct mptsas_func *f;

10540     hdr = (pMPI2RequestHeader_t)pt->request;

10542     for (f = mptsas_func_list; f->f_pre != NULL; f++) {
10543         if (hdr->Function == f->Function) {
10544             f->f_pre(mpt, pt);
10545             NDBG15(("mptsas_prep_sgl_offset: Function %s,"
10546                  " sgl_offset 0x%x", f->Name,
10547                  pt->sgl_offset));
10548             return;
10549         }
10550     }
10551     NDBG15(("mptsas_prep_sgl_offset: Unknown Function 0x%02x,"
10552            " returning req_size 0x%x for sgl_offset",
10553            hdr->Function, pt->request_size));
10554     pt->sgl_offset = (uint16_t)pt->request_size;
10555 }

10558 static int
10559 mptsas_do_passthru(mptsas_t *mpt, uint8_t *request, uint8_t *reply,
10560                  uint8_t *data, uint32_t request_size, uint32_t reply_size,
10561                  uint32_t data_size, uint8_t direction, uint8_t *dataout,
10562                  uint32_t data_size, uint32_t direction, uint8_t *dataout,
10563                  uint32_t dataout_size, short timeout, int mode)
10564 {
10565     mptsas_pt_request_t pt;
10566     mptsas_dma_alloc_state_t data_dma_state;
10567     mptsas_dma_alloc_state_t dataout_dma_state;
10568     caddr_t memp;
10569     mptsas_cmd_t *cmd = NULL;
10570     struct scsi_pkt *pkt;
10571     uint32_t reply_len = 0, sense_len = 0;
10572     pMPI2RequestHeader_t request_hdrp;
10573     pMPI2RequestHeader_t request_msg;
10574     pMPI2DefaultReply_t reply_msg;
10575     Mpi2SCSIIOReply_t rep_msg;
10576     int i, status = 0, pt_flags = 0, rv = 0;
10577     int rvalue;
10578     uint8_t function;

10579     ASSERT(mutex_owned(&mpt->m_mutex));

10581     reply_msg = (pMPI2DefaultReply_t)&rep_msg;
10582     bzero(reply_msg, sizeof(MPI2_DEFAULT_REPLY));
10583     request_msg = kmem_zalloc(request_size, KM_SLEEP);

10585     mutex_exit(&mpt->m_mutex);

```

```

10586     /*
10587     * copy in the request buffer since it could be used by
10588     * another thread when the pt request into waitq
10589     */
10590     if (ddi_copyin(request, request_msg, request_size, mode)) {
10591         mutex_enter(&mpt->m_mutex);
10592         status = EFAULT;
10593         mptsas_log(mpt, CE_WARN, "failed to copy request data");
10594         goto out;
10595     }
10596     mutex_enter(&mpt->m_mutex);

10598     function = request_msg->Function;
10599     if (function == MPI2_FUNCTION_SCSI_TASK_MGMT) {
10600         pMpi2SCSIRequestManagementRequest_t task;
10601         task = (pMpi2SCSIRequestManagementRequest_t)request_msg;
10602         mptsas_setup_bus_reset_delay(mpt);
10603         rv = mptsas_ioc_task_management(mpt, task->TaskType,
10604                                       task->DevHandle, (int)task->LUN[1], reply, reply_size,
10605                                       mode);

10607         if (rv != TRUE) {
10608             status = EIO;
10609             mptsas_log(mpt, CE_WARN, "task management failed");
10610         }
10611         goto out;
10612     }

10614     if (data_size != 0) {
10615         data_dma_state.size = data_size;
10616         if (mptsas_dma_alloc(mpt, &data_dma_state) != DDI_SUCCESS) {
10617             status = ENOMEM;
10618             mptsas_log(mpt, CE_WARN, "failed to alloc DMA "
10619                      "resource");
10620             goto out;
10621         }
10622         pt_flags |= MPTSAS_DATA_ALLOCATED;
10623         if (direction == MPTSAS_PASS_THRU_DIRECTION_WRITE) {
10624             mutex_exit(&mpt->m_mutex);
10625             for (i = 0; i < data_size; i++) {
10626                 if (ddi_copyin(data + i, (uint8_t *)
10627                               data_dma_state.memp + i, 1, mode)) {
10628                     mutex_enter(&mpt->m_mutex);
10629                     status = EFAULT;
10630                     mptsas_log(mpt, CE_WARN, "failed to "
10631                              "copy read data");
10632                     goto out;
10633                 }
10634             }
10635             mutex_enter(&mpt->m_mutex);
10636         }
10637     }
10638     else
10639         bzero(&data_dma_state, sizeof(data_dma_state));

10641     if (dataout_size != 0) {
10642         dataout_dma_state.size = dataout_size;
10643         if (mptsas_dma_alloc(mpt, &dataout_dma_state) != DDI_SUCCESS) {
10644             status = ENOMEM;
10645             mptsas_log(mpt, CE_WARN, "failed to alloc DMA "
10646                      "resource");
10647             goto out;
10648         }
10649         pt_flags |= MPTSAS_DATAOUT_ALLOCATED;
10650         mutex_exit(&mpt->m_mutex);
10651         for (i = 0; i < dataout_size; i++) {

```

```

10652         if (ddi_copyin(dataout + i, (uint8_t *)
10653             dataout_dma_state.memp + i, 1, mode)) {
10654             mutex_enter(&mpt->m_mutex);
10655             mptsas_log(mpt, CE_WARN, "failed to copy out"
10656                 " data");
10657             status = EFAULT;
10658             goto out;
10659         }
10660     }
10661     mutex_enter(&mpt->m_mutex);
10662 }
10663 else
10664     bzero(&dataout_dma_state, sizeof (dataout_dma_state));

10666 if ((rvalue = (mptsas_request_from_pool(mpt, &cmd, &pkt))) == -1) {
10667     status = EAGAIN;
10668     mptsas_log(mpt, CE_NOTE, "event ack command pool is full");
10669     goto out;
10670 }
10671 pt_flags |= MPTSAS_REQUEST_POOL_CMD;

10673 bzero((caddr_t)cmd, sizeof (*cmd));
10674 bzero((caddr_t)pkt, scsi_pkt_size());
10675 bzero((caddr_t)&pt, sizeof (pt));

10677 cmd->ioc_cmd_slot = (uint32_t)(rvalue);

10679 pt.request = (uint8_t *)request_msg;
10680 pt.direction = direction;
10681 pt.simple = 0;
10682 pt.request_size = request_size;
10683 pt.data_size = data_size;
10684 pt.dataout_size = dataout_size;
10685 pt.data_cookie = data_dma_state.cookie;
10686 pt.dataout_cookie = dataout_dma_state.cookie;
10687 mptsas_prep_sgl_offset(mpt, &pt);

10689 /*
10690  * Form a blank cmd/pkt to store the acknowledgement message
10691  */
10692 pkt->pkt_cdbp      = (opaque_t)&cmd->cmd_cdb[0];
10693 pkt->pkt_scbp      = (opaque_t)&cmd->cmd_scb;
10694 pkt->pkt_ha_private = (opaque_t)&pt;
10695 pkt->pkt_flags     = FLAG_HEAD;
10696 pkt->pkt_time      = timeout;
10697 cmd->cmd_pkt       = pkt;
10698 cmd->cmd_flags     = CFLAG_CMDIOC | CFLAG_PASSTHRU;

10700 /*
10701  * Save the command in a slot
10702  */
10703 if (mptsas_save_cmd(mpt, cmd) == TRUE) {
10704     /*
10705      * Once passthru command get slot, set cmd_flags
10706      * CFLAG_PREPARED.
10707      */
10708     cmd->cmd_flags |= CFLAG_PREPARED;
10709     mptsas_start_passthru(mpt, cmd);
10710 } else {
10711     mptsas_waitq_add(mpt, cmd);
10712 }

10714 while ((cmd->cmd_flags & CFLAG_FINISHED) == 0) {
10715     cv_wait(&mpt->m_passthru_cv, &mpt->m_mutex);
10716 }

```

```

10718     if (cmd->cmd_flags & CFLAG_PREPARED) {
10719         memp = mpt->m_req_frame + (mpt->m_req_frame_size *
10720             cmd->cmd_slot);
10721         request_hdrp = (pMPI2RequestHeader_t)memp;
10722     }

10724     if (cmd->cmd_flags & CFLAG_TIMEOUT) {
10725         status = ETIMEDOUT;
10726         mptsas_log(mpt, CE_WARN, "passthrough command timeout");
10727         pt_flags |= MPTSAS_CMD_TIMEOUT;
10728         goto out;
10729     }

10731     if (cmd->cmd_rfm) {
10732         /*
10733          * cmd_rfm is zero means the command reply is a CONTEXT
10734          * reply and no PCI Write to post the free reply SMFA
10735          * because no reply message frame is used.
10736          * cmd_rfm is non-zero means the reply is a ADDRESS
10737          * reply and reply message frame is used.
10738          */
10739         pt_flags |= MPTSAS_ADDRESS_REPLY;
10740         (void) ddi_dma_sync(mpt->m_dma_reply_frame_hdl, 0, 0,
10741             DDI_DMA_SYNC_FORCPU);
10742         reply_msg = (pMPI2DefaultReply_t)
10743             (mpt->m_reply_frame + (cmd->cmd_rfm -
10744                 mpt->m_reply_frame_dma_addr));
10745     }

10747     mptsas_fma_check(mpt, cmd);
10748     if (pkt->pkt_reason == CMD_TRAN_ERR) {
10749         status = EAGAIN;
10750         mptsas_log(mpt, CE_WARN, "passthru fma error");
10751         goto out;
10752     }
10753     if (pkt->pkt_reason == CMD_RESET) {
10754         status = EAGAIN;
10755         mptsas_log(mpt, CE_WARN, "ioc reset abort passthru");
10756         goto out;
10757     }

10759     if (pkt->pkt_reason == CMD_INCOMPLETE) {
10760         status = EIO;
10761         mptsas_log(mpt, CE_WARN, "passthrough command incomplete");
10762         goto out;
10763     }

10765     mutex_exit(&mpt->m_mutex);
10766     if (cmd->cmd_flags & CFLAG_PREPARED) {
10767         function = request_hdrp->Function;
10768         if ((function == MPI2_FUNCTION_SCSI_IO_REQUEST) ||
10769             (function == MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH)) {
10770             reply_len = sizeof (MPI2_SCSI_IO_REPLY);
10771             sense_len = reply_size - reply_len;
10772         } else {
10773             reply_len = reply_size;
10774             sense_len = 0;
10775         }

10777         for (i = 0; i < reply_len; i++) {
10778             if (ddi_copyout((uint8_t *)reply_msg + i, reply + i, 1,
10779                 mode)) {
10780                 mutex_enter(&mpt->m_mutex);
10781                 status = EFAULT;
10782                 mptsas_log(mpt, CE_WARN, "failed to copy out "
10783                     "reply data");

```

```

10784         goto out;
10785     }
10786 }
10787 for (i = 0; i < sense_len; i++) {
10788     if (ddi_copyout((uint8_t *)request_hdrp + 64 + i,
10789         reply + reply_len + i, 1, mode)) {
10790         mutex_enter(&mpt->m_mutex);
10791         status = EFAULT;
10792         mptsas_log(mpt, CE_WARN, "failed to copy out "
10793             "sense data");
10794         goto out;
10795     }
10796 }
10797 }

10799 if (data_size) {
10800     if (direction != MPTSAS_PASS_THRU_DIRECTION_WRITE) {
10801         (void) ddi_dma_sync(data_dma_state.handle, 0, 0,
10802             DDI_DMA_SYNC_FORCPU);
10803         for (i = 0; i < data_size; i++) {
10804             if (ddi_copyout((uint8_t *)
10805                 (data_dma_state.memp + i), data + i, 1,
10806                 mode)) {
10807                 mutex_enter(&mpt->m_mutex);
10808                 status = EFAULT;
10809                 mptsas_log(mpt, CE_WARN, "failed to "
10810                     "copy out the reply data");
10811                 goto out;
10812             }
10813         }
10814     }
10815 }
10816 mutex_enter(&mpt->m_mutex);
10817 out:
10818 /*
10819  * Put the reply frame back on the free queue, increment the free
10820  * index, and write the new index to the free index register. But only
10821  * if this reply is an ADDRESS reply.
10822  */
10823 if (pt_flags & MPTSAS_ADDRESS_REPLY) {
10824     ddi_put32(mpt->m_acc_free_queue_hdl,
10825         &((uint32_t *) (void *) mpt->m_free_queue)[mpt->m_free_index],
10826         cmd->cmd_rfm);
10827     (void) ddi_dma_sync(mpt->m_dma_free_queue_hdl, 0, 0,
10828         DDI_DMA_SYNC_FORDEV);
10829     if (++mpt->m_free_index == mpt->m_free_queue_depth) {
10830         mpt->m_free_index = 0;
10831     }
10832     ddi_put32(mpt->m_datap, &mpt->m_reg->ReplyFreeHostIndex,
10833         mpt->m_free_index);
10834 }
10835 if (cmd && (cmd->cmd_flags & CFLAG_PREPARED)) {
10836     mptsas_remove_cmd(mpt, cmd);
10837     pt_flags &= (~MPTSAS_REQUEST_POOL_CMD);
10838 }
10839 if (pt_flags & MPTSAS_REQUEST_POOL_CMD)
10840     mptsas_return_to_pool(mpt, cmd);
10841 if (pt_flags & MPTSAS_DATA_ALLOCATED) {
10842     if (mptsas_check_dma_handle(data_dma_state.handle) !=
10843         DDI_SUCCESS) {
10844         ddi_fm_service_impact(mpt->m_dip,
10845             DDI_SERVICE_UNAFFECTED);
10846         status = EFAULT;
10847     }
10848     mptsas_dma_free(&data_dma_state);
10849 }

```

```

10850     if (pt_flags & MPTSAS_DATAOUT_ALLOCATED) {
10851         if (mptsas_check_dma_handle(dataout_dma_state.handle) !=
10852             DDI_SUCCESS) {
10853             ddi_fm_service_impact(mpt->m_dip,
10854                 DDI_SERVICE_UNAFFECTED);
10855             status = EFAULT;
10856         }
10857         mptsas_dma_free(&dataout_dma_state);
10858     }
10859     if (pt_flags & MPTSAS_CMD_TIMEOUT) {
10860         if ((mptsas_restart_ioc(mpt)) == DDI_FAILURE) {
10861             mptsas_log(mpt, CE_WARN, "mptsas_restart_ioc failed");
10862         }
10863     }
10864     if (request_msg)
10865         kmem_free(request_msg, request_size);
10867     return (status);
10868 }

10870 static int
10871 mptsas_pass_thru(mptsas_t *mpt, mptsas_pass_thru_t *data, int mode)
10872 {
10873     /*
10874      * If timeout is 0, set timeout to default of 60 seconds.
10875      */
10876     if (data->Timeout == 0) {
10877         data->Timeout = MPTSAS_PASS_THRU_TIME_DEFAULT;
10878     }

10880     if (((data->DataSize == 0) &&
10881         (data->DataDirection == MPTSAS_PASS_THRU_DIRECTION_NONE)) ||
10882         ((data->DataSize != 0) &&
10883         ((data->DataDirection == MPTSAS_PASS_THRU_DIRECTION_READ) ||
10884         (data->DataDirection == MPTSAS_PASS_THRU_DIRECTION_WRITE) ||
10885         (data->DataDirection == MPTSAS_PASS_THRU_DIRECTION_BOTH) &&
10886         (data->DataOutSize != 0)))) {
10887         if (data->DataDirection == MPTSAS_PASS_THRU_DIRECTION_BOTH) {
10888             data->DataDirection = MPTSAS_PASS_THRU_DIRECTION_READ;
10889         } else {
10890             data->DataOutSize = 0;
10891         }
10892         /*
10893          * Send passthru request messages
10894          */
10895         return (mptsas_do_passthru(mpt,
10896             (uint8_t *) ((uintptr_t) data->PtrRequest),
10897             (uint8_t *) ((uintptr_t) data->PtrReply),
10898             (uint8_t *) ((uintptr_t) data->PtrData),
10899             data->RequestSize, data->ReplySize,
10900             data->DataSize, (uint8_t) data->DataDirection,
10901             data->DataSize, data->DataDirection,
10902             (uint8_t *) ((uintptr_t) data->PtrDataOut),
10903             data->DataOutSize, data->Timeout, mode));
10904     } else {
10905         return (EINVAL);
10906     }
10907 }

unchanged_portion_omitted

11979 static void
11980 mptsas_read_adapter_data(mptsas_t *mpt, mptsas_adapter_data_t *adapter_data)
11981 {
11982     char *driver_verstr = MPTSAS_MOD_STRING;
11984     mptsas_lookup_pci_data(mpt, adapter_data);

```

```

11985     adapter_data->AdapterType = mpt->m_MPI25 ?
11986         MPTIOCTL_ADAPTER_TYPE_SAS3 :
11987         MPTIOCTL_ADAPTER_TYPE_SAS2;
11233     adapter_data->AdapterType = MPTIOCTL_ADAPTER_TYPE_SAS2;
11988     adapter_data->PCIDeviceHwId = (uint32_t)mpt->m_devid;
11989     adapter_data->PCIDeviceHwRev = (uint32_t)mpt->m_revid;
11990     adapter_data->SubSystemId = (uint32_t)mpt->m_ssid;
11991     adapter_data->SubsystemVendorId = (uint32_t)mpt->m_svid;
11992     (void) strcpy((char *)&adapter_data->DriverVersion[0], driver_verstr);
11993     adapter_data->BiosVersion = 0;
11994     (void) mptsas_get_bios_page3(mpt, &adapter_data->BiosVersion);
11995 }
_____ unchanged portion omitted _____

15733 /* smp transport routine */
15734 static int mptsas_smp_start(struct smp_pkt *smp_pkt)
15735 {
15736     uint64_t                wwn;
15737     Mpi2SmpPassthroughRequest_t req;
15738     Mpi2SmpPassthroughReply_t rep;
15739     uint8_t                 direction = 0;
14985     uint32_t                direction = 0;
15740     mptsas_t                *mpt;
15741     int                      ret;
15742     uint64_t                tmp64;

15744     mpt = (mptsas_t *)smp_pkt->smp_pkt_address->
15745         smp_a_hba_tran->smp_tran_hba_private;

15747     bcopy(smp_pkt->smp_pkt_address->smp_a_wwn, &wwn, SAS_WWN_BYTE_SIZE);
15748     /*
15749      * Need to compose a SMP request message
15750      * and call mptsas_do_passthru() function
15751      */
15752     bzero(&req, sizeof (req));
15753     bzero(&rep, sizeof (rep));
15754     req.PassthroughFlags = 0;
15755     req.PhysicalPort = 0xff;
15756     req.ChainOffset = 0;
15757     req.Function = MPI2_FUNCTION_SMP_PASSTHROUGH;

15759     if ((smp_pkt->smp_pkt_reqsize & 0xffff0000ul) != 0) {
15760         smp_pkt->smp_pkt_reason = ERANGE;
15761         return (DDI_FAILURE);
15762     }
15763     req.RequestDataLength = LE_16((uint16_t)(smp_pkt->smp_pkt_reqsize - 4));

15765     req.MsgFlags = 0;
15766     tmp64 = LE_64(wwn);
15767     bcopy(&tmp64, &req.SASAddress, SAS_WWN_BYTE_SIZE);
15768     if (smp_pkt->smp_pkt_rssize > 0) {
15769         direction |= MPTSAS_PASS_THRU_DIRECTION_READ;
15770     }
15771     if (smp_pkt->smp_pkt_reqsize > 0) {
15772         direction |= MPTSAS_PASS_THRU_DIRECTION_WRITE;
15773     }

15775     mutex_enter(&mpt->m_mutex);
15776     ret = mptsas_do_passthru(mpt, (uint8_t *)&req, (uint8_t *)&rep,
15777         (uint8_t *)smp_pkt->smp_pkt_rsp,
15778         offsetof(Mpi2SmpPassthroughRequest_t, SGL), sizeof (rep),
15779         smp_pkt->smp_pkt_rssize - 4, direction,
15780         (uint8_t *)smp_pkt->smp_pkt_req, smp_pkt->smp_pkt_reqsize - 4,
15781         smp_pkt->smp_pkt_timeout, FKIOCTL);
15782     mutex_exit(&mpt->m_mutex);
15783     if (ret != 0) {

```

```

15784         cmn_err(CE_WARN, "smp_start do passthru error %d", ret);
15785         smp_pkt->smp_pkt_reason = (uchar_t)(ret);
15786         return (DDI_FAILURE);
15787     }
15788     /* do passthrough success, check the smp status */
15789     if (LE_16(rep.IOCStatus) != MPI2_IOCSTATUS_SUCCESS) {
15790         switch (LE_16(rep.IOCStatus)) {
15791             case MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE:
15792                 smp_pkt->smp_pkt_reason = ENODEV;
15793                 break;
15794             case MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN:
15795                 smp_pkt->smp_pkt_reason = EOVERFLOW;
15796                 break;
15797             case MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED:
15798                 smp_pkt->smp_pkt_reason = EIO;
15799                 break;
15800             default:
15801                 mptsas_log(mpt, CE_NOTE, "smp_start: get unknown ioc"
15802                     "status:%x", LE_16(rep.IOCStatus));
15803                 smp_pkt->smp_pkt_reason = EIO;
15804                 break;
15805         }
15806         return (DDI_FAILURE);
15807     }
15808     if (rep.SASStatus != MPI2_SASSTATUS_SUCCESS) {
15809         mptsas_log(mpt, CE_NOTE, "smp_start: get error SAS status:%x",
15810             rep.SASStatus);
15811         smp_pkt->smp_pkt_reason = EIO;
15812         return (DDI_FAILURE);
15813     }

15815     return (DDI_SUCCESS);
15816 }
_____ unchanged portion omitted _____

```

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mptsas\_impl.c

1

```
*****
83458 Mon Jun 16 21:18:06 2014
new/usr/src/uts/common/io/scsi/adapters/mpt_sas/mptsas_impl.c
NEX-1889 upstream
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright (c) 2009, 2010, Oracle and/or its affiliates. All rights reserved.
24  * Copyright 2012 Nexenta Systems, Inc. All rights reserved.
25  * Copyright 2014 OmniTI Computer Consulting, Inc. All rights reserved.
26  * Copyright (c) 2014, Tegile Systems Inc. All rights reserved.
27 */

29 /*
30  * Copyright (c) 2000 to 2010, LSI Corporation.
31  * All rights reserved.
32  *
33  * Redistribution and use in source and binary forms of all code within
34  * this file that is exclusively owned by LSI, with or without
35  * modification, is permitted provided that, in addition to the CDDL 1.0
36  * License requirements, the following conditions are met:
37  *
38  *   Neither the name of the author nor the names of its contributors may be
39  *   used to endorse or promote products derived from this software without
40  *   specific prior written permission.
41  *
42  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
43  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
44  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
45  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
46  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
47  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
48  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
49  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
50  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
51  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
52  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
53  * DAMAGE.
54 */

56 /*
57  * mptsas_impl - This file contains all the basic functions for communicating
58  * to MPT based hardware.
59 */

61 #if defined(lint) || defined(DEBUG)
```

new/usr/src/uts/common/io/scsi/adapters/mpt\_sas/mptsas\_impl.c

2

```
62 #define MPTSAS_DEBUG
63 #endif

65 /*
66  * standard header files
67 */
68 #include <sys/note.h>
69 #include <sys/scsi/scsi.h>
70 #include <sys/pci.h>

72 #pragma pack(1)
73 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_type.h>
74 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2.h>
75 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_cfg.h>
76 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_init.h>
77 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h>
78 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h>
79 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h>
80 #pragma pack()

82 /*
83  * private header files.
84 */
85 #include <sys/scsi/adapters/mpt_sas/mptsas_var.h>
86 #include <sys/scsi/adapters/mpt_sas/mptsas_smhba.h>

88 /*
89  * FMA header files.
90 */
91 #include <sys/fm/io/ddi.h>

93 #if defined(MPTSAS_DEBUG)
94 extern uint32_t mptsas_debug_flags;
95 #endif

97 /*
98  * prototypes
99 */
100 static void mptsas_ioc_event_cmdq_add(mptsas_t *mpt, m_event_struct_t *cmd);
101 static void mptsas_ioc_event_cmdq_delete(mptsas_t *mpt, m_event_struct_t *cmd);
102 static m_event_struct_t *mptsas_ioc_event_find_by_cmd(mptsas_t *mpt,
103     struct mptsas_cmd *cmd);

105 /*
106  * add ioc evnet cmd into the queue
107 */
108 static void
109 mptsas_ioc_event_cmdq_add(mptsas_t *mpt, m_event_struct_t *cmd)
110 {
111     if ((cmd->m_event_linkp = mpt->m_ioc_event_cmdq) == NULL) {
112         mpt->m_ioc_event_cmdtail = &cmd->m_event_linkp;
113         mpt->m_ioc_event_cmdq = cmd;
114     } else {
115         cmd->m_event_linkp = NULL;
116         *(mpt->m_ioc_event_cmdtail) = cmd;
117         mpt->m_ioc_event_cmdtail = &cmd->m_event_linkp;
118     }
119 }

unchanged_portion_omitted

296 int
297 mptsas_access_config_page(mptsas_t *mpt, uint8_t action, uint8_t page_type,
298     uint8_t page_number, uint32_t page_address, int (*callback) (mptsas_t *,
299     caddr_t, ddi_acc_handle_t, uint16_t, uint32_t, va_list), ...)
300 {
301     va_list ap;
```

```

302     ddi_dma_attr_t      attrs;
303     ddi_dma_cookie_t    cookie;
304     ddi_acc_handle_t    accessp;
305     size_t              len = 0;
306     mptsas_config_request_t config;
307     int                 rval = DDI_SUCCESS, config_flags = 0;
308     mptsas_cmd_t        *cmd;
309     struct scsi_pkt     *pkt;
310     pMpi2ConfigReply_t  reply;
311     uint16_t            iocstatus = 0;
312     uint32_t            iocloginfo;
313     caddr_t             page_memp;
314     boolean_t           free_dma = B_FALSE;

316     va_start(ap, callback);
317     ASSERT(mutex_owned(&mpt->m_mutex));

319     /*
320      * Get a command from the pool.
321      */
322     if ((rval = (mptsas_request_from_pool(mpt, &cmd, &pkt))) == -1) {
323         mptsas_log(mpt, CE_NOTE, "command pool is full for config "
324                 "page request");
325         rval = DDI_FAILURE;
326         goto page_done;
327     }
328     config_flags |= MPTSAS_REQUEST_POOL_CMD;

330     bzero((caddr_t)cmd, sizeof (*cmd));
331     bzero((caddr_t)pkt, scsi_pkt_size());
332     bzero((caddr_t)&config, sizeof (config));

334     /*
335      * Save the data for this request to be used in the call to start the
336      * config header request.
337      */
338     config.action = MPI2_CONFIG_ACTION_PAGE_HEADER;
339     config.page_type = page_type;
340     config.page_number = page_number;
341     config.page_address = page_address;

343     /*
344      * Form a blank cmd/pkt to store the acknowledgement message
345      */
346     pkt->pkt_ha_private = (opaque_t)&config;
347     pkt->pkt_flags = FLAG_HEAD;
348     pkt->pkt_time = 60;
349     cmd->cmd_pkt = pkt;
350     cmd->cmd_flags = CFLAG_CMDIOC | CFLAG_CONFIG;

352     /*
353      * Save the config header request message in a slot.
354      */
355     if (mptsas_save_cmd(mpt, cmd) == TRUE) {
356         cmd->cmd_flags |= CFLAG_PREPARED;
357         mptsas_start_config_page_access(mpt, cmd);
358     } else {
359         mptsas_waitq_add(mpt, cmd);
360     }

362     /*
363      * If this is a request for a RAID info page, or any page called during
364      * the RAID info page request, poll because these config page requests
365      * are nested. Poll to avoid data corruption due to one page's data
366      * overwriting the outer page request's data. This can happen when
367      * the mutex is released in cv_wait.

```

```

368     /*
369     if ((page_type == MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG) ||
370         (page_type == MPI2_CONFIG_PAGETYPE_RAID_VOLUME) ||
371         (page_type == MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK)) {
372         (void) mptsas_poll(mpt, cmd, pkt->pkt_time * 1000);
373     } else {
374         while ((cmd->cmd_flags & CFLAG_FINISHED) == 0) {
375             cv_wait(&mpt->m_config_cv, &mpt->m_mutex);
376         }
377     }

379     /*
380      * Check if the header request completed without timing out
381      */
382     if (cmd->cmd_flags & CFLAG_TIMEOUT) {
383         mptsas_log(mpt, CE_WARN, "config header request timeout");
384         rval = DDI_FAILURE;
385         goto page_done;
386     }

388     /*
389      * cmd_rfm points to the reply message if a reply was given. Check the
390      * IOCStatus to make sure everything went OK with the header request.
391      */
392     if (cmd->cmd_rfm) {
393         config_flags |= MPTSAS_ADDRESS_REPLY;
394         (void) ddi_dma_sync(mpt->m_dma_reply_frame_hdl, 0, 0,
395                 DDI_DMA_SYNC_FORCPU);
396         reply = (pMpi2ConfigReply_t)(mpt->m_reply_frame + (cmd->cmd_rfm
397                 - mpt->m_reply_frame_dma_addr));
398         config.page_type = ddi_get8(mpt->m_acc_reply_frame_hdl,
399                 &reply->Header.PageType);
400         config.page_number = ddi_get8(mpt->m_acc_reply_frame_hdl,
401                 &reply->Header.PageNumber);
402         config.page_length = ddi_get8(mpt->m_acc_reply_frame_hdl,
403                 &reply->Header.PageLength);
404         config.page_version = ddi_get8(mpt->m_acc_reply_frame_hdl,
405                 &reply->Header.PageVersion);
406         config.ext_page_type = ddi_get8(mpt->m_acc_reply_frame_hdl,
407                 &reply->ExtPageType);
408         config.ext_page_length = ddi_get16(mpt->m_acc_reply_frame_hdl,
409                 &reply->ExtPageLength);

411         iocstatus = ddi_get16(mpt->m_acc_reply_frame_hdl,
412                 &reply->IOCStatus);
413         iocloginfo = ddi_get32(mpt->m_acc_reply_frame_hdl,
414                 &reply->IOCLogInfo);

416         if (iocstatus) {
417             NDBG13(("mptsas_access_config_page header: "
418                     "IOCStatus=0x%x, IOCLogInfo=0x%x", iocstatus,
419                     iocloginfo));
420             rval = DDI_FAILURE;
421             goto page_done;
422         }

424         if ((config.page_type & MPI2_CONFIG_PAGETYPE_MASK) ==
425             MPI2_CONFIG_PAGETYPE_EXTENDED)
426             len = (config.ext_page_length * 4);
427         else
428             len = (config.page_length * 4);

430     }

432     if (pkt->pkt_reason == CMD_RESET) {
433         mptsas_log(mpt, CE_WARN, "ioc reset abort config header "

```

```

434         "request");
435         rval = DDI_FAILURE;
436         goto page_done;
437     }

439     /*
440     * Put the reply frame back on the free queue, increment the free
441     * index, and write the new index to the free index register. But only
442     * if this reply is an ADDRESS reply.
443     */
444     if (config_flags & MPTSAS_ADDRESS_REPLY) {
445         ddi_put32(mpt->m_acc_free_queue_hdl,
446                 &((uint32_t *) (void *) mpt->m_free_queue)[mpt->m_free_index],
447                 cmd->cmd_rfm);
448         (void) ddi_dma_sync(mpt->m_dma_free_queue_hdl, 0, 0,
449                             DDI_DMA_SYNC_FORDEV);
450         if (++mpt->m_free_index == mpt->m_free_queue_depth) {
451             mpt->m_free_index = 0;
452         }
453         ddi_put32(mpt->m_datap, &mpt->m_reg->ReplyFreeHostIndex,
454                 mpt->m_free_index);
455         config_flags &= (~MPTSAS_ADDRESS_REPLY);
456     }

458     /*
459     * Allocate DMA buffer here. Store the info regarding this buffer in
460     * the cmd struct so that it can be used for this specific command and
461     * de-allocated after the command completes. The size of the reply
462     * will not be larger than the reply frame size.
463     */
464     attrs = mpt->m_msg_dma_attr;
465     attrs.dma_attr_sgllen = 1;
466     attrs.dma_attr_granular = (uint32_t) len;

468     if (mptsas_dma_addr_create(mpt, attrs,
469                               &cmd->cmd_dmahandle, &accesssp, &page_memp,
470                               len, &cookie) == FALSE) {
471         rval = DDI_FAILURE;
472         mptsas_log(mpt, CE_WARN,
473                  "mptsas_dma_addr_create(len=0x%x) failed", (int) len);
474         goto page_done;
475     }
476     /* NOW we can safely call mptsas_dma_addr_destroy(). */
477     free_dma = B_TRUE;

479     cmd->cmd_dma_addr = cookie.dmac_laddress;
480     bzero(page_memp, len);

482     /*
483     * Save the data for this request to be used in the call to start the
484     * config page read
485     */
486     config.action = action;
487     config.page_address = page_address;

489     /*
490     * Re-use the cmd that was used to get the header. Reset some of the
491     * values.
492     */
493     bzero((caddr_t) pkt, scsi_pkt_size());
494     pkt->pkt_ha_private = (opaque_t) &config;
495     pkt->pkt_flags = FLAG_HEAD;
496     pkt->pkt_time = 60;
497     cmd->cmd_flags = CFLAG_PREPARED | CFLAG_CMDIOC | CFLAG_CONFIG;

499     /*

```

```

500     * Send the config page request. cmd is re-used from header request.
501     */
502     mptsas_start_config_page_access(mpt, cmd);

504     /*
505     * If this is a request for a RAID info page, or any page called during
506     * the RAID info page request, poll because these config page requests
507     * are nested. Poll to avoid data corruption due to one page's data
508     * overwriting the other page request's data. This can happen when
509     * the mutex is released in cv_wait.
510     */
511     if ((page_type == MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG) ||
512         (page_type == MPI2_CONFIG_PAGETYPE_RAID_VOLUME) ||
513         (page_type == MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK)) {
514         (void) mptsas_poll(mpt, cmd, pkt->pkt_time * 1000);
515     } else {
516         while ((cmd->cmd_flags & CFLAG_FINISHED) == 0) {
517             cv_wait(&mpt->m_config_cv, &mpt->m_mutex);
518         }
519     }

521     /*
522     * Check if the request completed without timing out
523     */
524     if (cmd->cmd_flags & CFLAG_TIMEOUT) {
525         mptsas_log(mpt, CE_WARN, "config page request timeout");
526         rval = DDI_FAILURE;
527         goto page_done;
528     }

530     /*
531     * cmd_rfm points to the reply message if a reply was given. The reply
532     * frame and the config page are returned from this function in the
533     * param list.
534     */
535     if (cmd->cmd_rfm) {
536         config_flags |= MPTSAS_ADDRESS_REPLY;
537         (void) ddi_dma_sync(mpt->m_dma_reply_frame_hdl, 0, 0,
538                             DDI_DMA_SYNC_FORCPU);
539         (void) ddi_dma_sync(cmd->cmd_dmahandle, 0, 0,
540                             DDI_DMA_SYNC_FORCPU);
541         reply = (pMpi2ConfigReply_t) (mpt->m_reply_frame + (cmd->cmd_rfm
542 - mpt->m_reply_frame_dma_addr));
543         iocstatus = ddi_get16(mpt->m_acc_reply_frame_hdl,
544                               &reply->IOCStatus);
545         iocstatus = MPTSAS_IOCSTATUS(iocstatus);
546         iocloginfo = ddi_get32(mpt->m_acc_reply_frame_hdl,
547                               &reply->IOCLoginfo);
548     }

550     if (callback(mpt, page_memp, accesssp, iocstatus, iocloginfo, ap)) {
551         rval = DDI_FAILURE;
552         goto page_done;
553     }

555     mptsas_fma_check(mpt, cmd);
556     /*
557     * Check the DMA/ACC handles and then free the DMA buffer.
558     */
559     if ((mptsas_check_dma_handle(cmd->cmd_dmahandle) != DDI_SUCCESS) ||
560         (mptsas_check_acc_handle(accesssp) != DDI_SUCCESS)) {
561         ddi_fm_service_impact(mpt->m_dip, DDI_SERVICE_UNAFFECTED);
562         rval = DDI_FAILURE;
563     }

565     if (pkt->pkt_reason == CMD_TRAN_ERR) {

```

```

566         mptsas_log(mpt, CE_WARN, "config fma error");
567         rval = DDI_FAILURE;
568         goto page_done;
569     }
570     if (pkt->pkt_reason == CMD_RESET) {
571         mptsas_log(mpt, CE_WARN, "ioc reset abort config request");
572         rval = DDI_FAILURE;
573         goto page_done;
574     }

576 page_done:
577     va_end(ap);
578     /*
579     * Put the reply frame back on the free queue, increment the free
580     * index, and write the new index to the free index register. But only
581     * if this reply is an ADDRESS reply.
582     */
583     if (config_flags & MPTSAS_ADDRESS_REPLY) {
584         ddi_put32(mpt->m_acc_free_queue_hdl,
585             &((uint32_t *) (void *) mpt->m_free_queue)[mpt->m_free_index],
586             cmd->cmd_rfm);
587         (void) ddi_dma_sync(mpt->m_dma_free_queue_hdl, 0, 0,
588             DDI_DMA_SYNC_FORDEV);
589         if (++mpt->m_free_index == mpt->m_free_queue_depth) {
590             mpt->m_free_index = 0;
591         }
592         ddi_put32(mpt->m_datap, &mpt->m_reg->ReplyFreeHostIndex,
593             mpt->m_free_index);
594     }

596     if (free_dma)
597         mptsas_dma_addr_destroy(&cmd->cmd_dmahandle, &accesssp);

599     if (cmd && (cmd->cmd_flags & CFLAG_PREPARED)) {
600         mptsas_remove_cmd(mpt, cmd);
601         config_flags &= (~MPTSAS_REQUEST_POOL_CMD);
602     }
603     if (config_flags & MPTSAS_REQUEST_POOL_CMD)
604         mptsas_return_to_pool(mpt, cmd);

606     if (config_flags & MPTSAS_CMD_TIMEOUT) {
607         mpt->m_softstate &= ~MPTSAS_SS_MSG_UNIT_RESET;
608         if ((mptsas_restart_ioc(mpt)) == DDI_FAILURE) {
609             mptsas_log(mpt, CE_WARN, "mptsas_restart_ioc failed");
610         }
611     }

613     return (rval);
614 }
    unchanged_portion_omitted

1212 /*
1213 * Complete firmware download frame for v2.0 cards.
1214 */
1215 static void
1216 mptsas_uflash2(pMpi2FWDDownloadRequest fwdownload,
1217     ddi_acc_handle_t acc_hdl, uint32_t size, uint8_t type,
1218     ddi_dma_cookie_t flsh_cookie)
1219 {
1220     pMpi2FWDDownloadTCSGE_t tcsge;
1221     pMpi2SGESimple64_t sge;
1222     uint32_t flagslength;

1224     ddi_put8(acc_hdl, &fwdownload->Function,
1225         MPI2_FUNCTION_FW_DOWNLOAD);
1226     ddi_put8(acc_hdl, &fwdownload->ImageType, type);

```

```

1227     ddi_put8(acc_hdl, &fwdownload->MsgFlags,
1228         MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT);
1229     ddi_put32(acc_hdl, &fwdownload->TotalImageSize, size);

1231     tcsge = (pMpi2FWDDownloadTCSGE_t) &fwdownload->SGL;
1232     ddi_put8(acc_hdl, &tcsge->ContextSize, 0);
1233     ddi_put8(acc_hdl, &tcsge->DetailsLength, 12);
1234     ddi_put8(acc_hdl, &tcsge->Flags, 0);
1235     ddi_put32(acc_hdl, &tcsge->ImageOffset, 0);
1236     ddi_put32(acc_hdl, &tcsge->ImageSize, size);

1238     sge = (pMpi2SGESimple64_t)(tcsge + 1);
1239     flagslength = size;
1240     flagslength |= ((uint32_t)(MPI2_SGE_FLAGS_LAST_ELEMENT |
1241         MPI2_SGE_FLAGS_END_OF_BUFFER |
1242         MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
1243         MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
1244         MPI2_SGE_FLAGS_64_BIT_ADDRESSING |
1245         MPI2_SGE_FLAGS_HOST_TO_IOC |
1246         MPI2_SGE_FLAGS_END_OF_LIST) << MPI2_SGE_FLAGS_SHIFT);
1247     ddi_put32(acc_hdl, &sge->FlagsLength, flagslength);
1248     ddi_put32(acc_hdl, &sge->Address.Low,
1249         flsh_cookie.dmac_address);
1250     ddi_put32(acc_hdl, &sge->Address.High,
1251         (uint32_t)(flsh_cookie.dmac_laddress >> 32));
1252 }

1254 /*
1255 * Complete firmware download frame for v2.0 cards.
1256 */
1257 static void
1258 mptsas_uflash25(pMpi25FWDDownloadRequest fwdownload,
1259     ddi_acc_handle_t acc_hdl, uint32_t size, uint8_t type,
1260     ddi_dma_cookie_t flsh_cookie)
1261 {
1262     pMpi2IeeeSgeSimple64_t sge;
1263     uint8_t flags;

1265     ddi_put8(acc_hdl, &fwdownload->Function,
1266         MPI2_FUNCTION_FW_DOWNLOAD);
1267     ddi_put8(acc_hdl, &fwdownload->ImageType, type);
1268     ddi_put8(acc_hdl, &fwdownload->MsgFlags,
1269         MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT);
1270     ddi_put32(acc_hdl, &fwdownload->TotalImageSize, size);

1272     ddi_put32(acc_hdl, &fwdownload->ImageOffset, 0);
1273     ddi_put32(acc_hdl, &fwdownload->ImageSize, size);

1275     sge = (pMpi2IeeeSgeSimple64_t) &fwdownload->SGL;
1276     flags = MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT |
1277         MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR |
1278         MPI25_IEEE_SGE_FLAGS_END_OF_LIST;
1279     ddi_put8(acc_hdl, &sge->Flags, flags);
1280     ddi_put32(acc_hdl, &sge->Length, size);
1281     ddi_put32(acc_hdl, &sge->Address.Low,
1282         flsh_cookie.dmac_address);
1283     ddi_put32(acc_hdl, &sge->Address.High,
1284         (uint32_t)(flsh_cookie.dmac_laddress >> 32));
1285 }

1287 static int mptsas_enable_mpi25_flashupdate = 0;

1289 int
1290 mptsas_update_flash(mptsas_t *mpt, caddr_t ptrbuffer, uint32_t size,
1291     uint8_t type, int mode)
1292 {

```

```

1294  /*
1295  * In order to avoid allocating variables on the stack,
1296  * we make use of the pre-existing mptsas_cmd_t and
1297  * scsi_pkt which are included in the mptsas_t which
1298  * is passed to this routine.
1299  */

1301  ddi_dma_attr_t      flsh_dma_attr;
1302  ddi_dma_cookie_t   flsh_cookie;
1303  ddi_dma_handle_t   flsh_dma_handle;
1304  ddi_acc_handle_t   flsh_accessp;
1305  caddr_t            memp, flsh_memp;
1306  uint32_t           flagslength;
1307  pMpi2FWDownloadRequest fwdownload;
1308  pMpi2FWDownloadTCSGE_t tcsge;
1309  pMpi2SGESimple64_t sge;
1310  mptsas_cmd_t       *cmd;
1311  struct scsi_pkt     *pkt;
1312  int                 i;
1313  int                 rvalue = 0;
1314  uint32_t            request_desc_low;

1312  if (mpt->m_MPI25) {
1313      /*
1314       * The code is there but not tested yet.
1315       * User has to know there are risks here.
1316       */
1317      mptsas_log(mpt, CE_WARN, "mptsas_update_flash(): "
1318                "Updating firmware through MPI 2.5 has not been "
1319                "tested yet!\n");
1320      "To enable set mptsas_enable_mpi25_flashupdate to 1\n";
1321      if (!mptsas_enable_mpi25_flashupdate)
1322          return (-1);
1323  }

1325  if ((rvalue = (mptsas_request_from_pool(mpt, &cmd, &pkt))) == -1) {
1326      mptsas_log(mpt, CE_WARN, "mptsas_update_flash(): allocation "
1327                "failed. event ack command pool is full\n");
1328      return (rvalue);
1329  }

1331  bzero((caddr_t)cmd, sizeof (*cmd));
1332  bzero((caddr_t)pkt, scsi_pkt_size());
1333  cmd->ioc_cmd_slot = (uint32_t)rvalue;

1335  /*
1336  * dynamically create a customized dma attribute structure
1337  * that describes the flash file.
1338  */
1339  flsh_dma_attr = mpt->m_msg_dma_attr;
1340  flsh_dma_attr.dma_attr_sgllen = 1;

1342  if (mptsas_dma_addr_create(mpt, flsh_dma_attr, &flsh_dma_handle,
1343                            &flsh_accessp, &flsh_memp, size, &flsh_cookie) == FALSE) {
1344      mptsas_log(mpt, CE_WARN,
1345                "(unable to allocate dma resource.");
1346      mptsas_return_to_pool(mpt, cmd);
1347      return (-1);
1348  }

1350  bzero(flsh_memp, size);

1352  for (i = 0; i < size; i++) {
1353      (void) ddi_copyin(ptrbuffer + i, flsh_memp + i, 1, mode);
1354  }

```

```

1355  (void) ddi_dma_sync(flsh_dma_handle, 0, 0, DDI_DMA_SYNC_FORDEV);

1357  /*
1358  * form a cmd/pkt to store the fw download message
1359  */
1360  pkt->pkt_cdbp      = (opaque_t)&cmd->cmd_cdb[0];
1361  pkt->pkt_scbp      = (opaque_t)&cmd->cmd_scb;
1362  pkt->pkt_ha_private = (opaque_t)cmd;
1363  pkt->pkt_flags     = FLAG_HEAD;
1364  pkt->pkt_time      = 60;
1365  cmd->cmd_pkt       = pkt;
1366  cmd->cmd_scblen    = 1;
1367  cmd->cmd_flags     = CFLAG_CMDIOC | CFLAG_FW_CMD;

1369  /*
1370  * Save the command in a slot
1371  */
1372  if (mptsas_save_cmd(mpt, cmd) == FALSE) {
1373      mptsas_dma_addr_destroy(&flsh_dma_handle, &flsh_accessp);
1374      mptsas_return_to_pool(mpt, cmd);
1375      return (-1);
1376  }

1378  /*
1379  * Fill in fw download message
1380  */
1381  ASSERT(cmd->cmd_slot != 0);
1382  memp = mpt->m_req_frame + (mpt->m_req_frame_size * cmd->cmd_slot);
1383  bzero(memp, mpt->m_req_frame_size);
1384  fwdownload = (void *)memp;
1385  ddi_put8(mpt->m_acc_req_frame_hdl, &fwdownload->Function,
1386           MPI2_FUNCTION_FW_DOWNLOAD);
1387  ddi_put8(mpt->m_acc_req_frame_hdl, &fwdownload->ImageType, type);
1388  ddi_put8(mpt->m_acc_req_frame_hdl, &fwdownload->MsgFlags,
1389           MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT);
1390  ddi_put32(mpt->m_acc_req_frame_hdl, &fwdownload->TotalImageSize, size);

1392  if (mpt->m_MPI25)
1393      mptsas_uflash2((pMpi2FWDownloadRequest)memp,
1394                    mpt->m_acc_req_frame_hdl, size, type, flsh_cookie);
1395  else
1396      mptsas_uflash25((pMpi25FWDownloadRequest)memp,
1397                     mpt->m_acc_req_frame_hdl, size, type, flsh_cookie);
1398  tcsge = (pMpi2FWDownloadTCSGE_t)&fwdownload->SGL;
1399  ddi_put8(mpt->m_acc_req_frame_hdl, &tcsge->ContextSize, 0);
1400  ddi_put8(mpt->m_acc_req_frame_hdl, &tcsge->DetailsLength, 12);
1401  ddi_put8(mpt->m_acc_req_frame_hdl, &tcsge->Flags, 0);
1402  ddi_put32(mpt->m_acc_req_frame_hdl, &tcsge->ImageOffset, 0);
1403  ddi_put32(mpt->m_acc_req_frame_hdl, &tcsge->ImageSize, size);

1410  sge = (pMpi2SGESimple64_t)(tcsge + 1);
1411  flagslength = size;
1412  flagslength |= ((uint32_t)(MPI2_SGE_FLAGS_LAST_ELEMENT |
1413                            MPI2_SGE_FLAGS_END_OF_BUFFER |
1414                            MPI2_SGE_FLAGS_SIMPLE_ELEMENT |
1415                            MPI2_SGE_FLAGS_SYSTEM_ADDRESS |
1416                            MPI2_SGE_FLAGS_64_BIT_ADDRESSING |
1417                            MPI2_SGE_FLAGS_HOST_TO_IOC |
1418                            MPI2_SGE_FLAGS_END_OF_LIST) << MPI2_SGE_FLAGS_SHIFT);
1419  ddi_put32(mpt->m_acc_req_frame_hdl, &sge->FlagsLength, flagslength);
1420  ddi_put32(mpt->m_acc_req_frame_hdl, &sge->Address.Low,
1421           flsh_cookie.dmac_address);
1422  ddi_put32(mpt->m_acc_req_frame_hdl, &sge->Address.High,
1423           (uint32_t)(flsh_cookie.dmac_laddress >> 32));

1425  /*

```

```

1393     * Start command
1394     */
1395     (void) ddi_dma_sync(mpt->m_dma_req_frame_hdl, 0, 0,
1396         DDI_DMA_SYNC_FORDEV);
1397     request_desc_low = (cmd->cmd_slot << 16) +
1398         MPI2_REQ_DESCRIPTOR_FLAGS_DEFAULT_TYPE;
1399     cmd->cmd_rfm = NULL;
1400     MPTSAS_START_CMD(mpt, request_desc_low, 0);

1402     rvalue = 0;
1403     (void) cv_reltimedwait(&mpt->m_fw_cv, &mpt->m_mutex,
1404         drv_usecstohz(60 * MICROSEC), TR_CLOCK_TICK);
1405     if (!(cmd->cmd_flags & CFLAG_FINISHED)) {
1406         mpt->m_softstate &= ~MPTSAS_SS_MSG_UNIT_RESET;
1407         if ((mptsas_restart_ioc(mpt)) == DDI_FAILURE) {
1408             mptsas_log(mpt, CE_WARN, "mptsas_restart_ioc failed");
1409         }
1410         rvalue = -1;
1411     }
1412     mptsas_remove_cmd(mpt, cmd);
1413     mptsas_dma_addr_destroy(&flsh_dma_handle, &flsh_accessp);

1415     return (rvalue);
1416 }

1418 static int
1419 mptsas_sasdevpage_0_cb(mptsas_t *mpt, caddr_t page_memp,
1420     ddi_acc_handle_t accessp, uint16_t iocstatus, uint32_t iocloginfo,
1421     va_list ap)
1422 {
1423     #ifndef __lock_lint
1424         _NOTE(ARGUNUSED(ap))
1425     #endif
1426     pMpi2SasDevicePage0_t sasdevpage;
1427     int rval = DDI_SUCCESS, i;
1428     uint8_t *sas_addr = NULL;
1429     uint8_t tmp_sas_wnn[SAS_WWN_BYTE_SIZE];
1430     uint16_t *devhdl, *bay_num, *enclosure;
1431     uint64_t *sas_wnn;
1432     uint32_t *dev_info;
1433     uint8_t *physport, *phynum;
1434     uint16_t *pdevhdl, io_flags;
1435     uint16_t *pdevhdl;
1436     uint32_t page_address;

1437     if ((iocstatus != MPI2_IOCSTATUS_SUCCESS) &&
1438         (iocstatus != MPI2_IOCSTATUS_CONFIG_INVALID_PAGE)) {
1439         mptsas_log(mpt, CE_WARN, "mptsas_get_sas_device_page0 "
1440             "header: IOCStatus=0x%x, IOCLogInfo=0x%x",
1441             iocstatus, iocloginfo);
1442         rval = DDI_FAILURE;
1443         return (rval);
1444     }
1445     page_address = va_arg(ap, uint32_t);
1446     /*
1447     * The INVALID_PAGE status is normal if using GET_NEXT_HANDLE and there
1448     * are no more pages. If everything is OK up to this point but the
1449     * status is INVALID_PAGE, change rval to FAILURE and quit. Also,
1450     * signal that device traversal is complete.
1451     */
1452     if (iocstatus == MPI2_IOCSTATUS_CONFIG_INVALID_PAGE) {
1453         if ((page_address & MPI2_SAS_DEVICE_PGAD_FORM_MASK) ==
1454             MPI2_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE) {
1455             mpt->m_done_traverse_dev = 1;
1456         }
1457         rval = DDI_FAILURE;

```

```

1458         return (rval);
1459     }
1460     devhdl = va_arg(ap, uint16_t *);
1461     sas_wnn = va_arg(ap, uint64_t *);
1462     dev_info = va_arg(ap, uint32_t *);
1463     physport = va_arg(ap, uint8_t *);
1464     phynum = va_arg(ap, uint8_t *);
1465     pdevhdl = va_arg(ap, uint16_t *);
1466     bay_num = va_arg(ap, uint16_t *);
1467     enclosure = va_arg(ap, uint16_t *);

1470     sasdevpage = (pMpi2SasDevicePage0_t)page_memp;

1472     *dev_info = ddi_get32(accessp, &sasdevpage->DeviceInfo);
1473     *devhdl = ddi_get16(accessp, &sasdevpage->DevHandle);
1474     sas_addr = (uint8_t *)&sasdevpage->SASAddress;
1475     for (i = 0; i < SAS_WWN_BYTE_SIZE; i++) {
1476         tmp_sas_wnn[i] = ddi_get8(accessp, sas_addr + i);
1477     }
1478     bcopy(tmp_sas_wnn, sas_wnn, SAS_WWN_BYTE_SIZE);
1479     *sas_wnn = LE_64(*sas_wnn);
1480     *physport = ddi_get8(accessp, &sasdevpage->PhysicalPort);
1481     *phynum = ddi_get8(accessp, &sasdevpage->PhyNum);
1482     *pdevhdl = ddi_get16(accessp, &sasdevpage->ParentDevHandle);
1483     *bay_num = ddi_get16(accessp, &sasdevpage->Slot);
1484     *enclosure = ddi_get16(accessp, &sasdevpage->EnclosureHandle);

1486     /*
1487     * This is where we would check the flag
1488     * MPI25_SAS_DEVICE0_FLAGS_FAST_PATH_CAPABLE
1489     * and set something that will allow us to use fastpath during
1490     * target transfers.
1491     */
1492     io_flags = ddi_get16(accessp, &sasdevpage->Flags);
1493     if (io_flags & MPI25_SAS_DEVICE0_FLAGS_FAST_PATH_CAPABLE) {
1494         /*
1495         * uint8_t *fast_path;
1496         * fast_path = va_arg(ap, uint8_t *);
1497         * *fast_path = MPI25_REQ_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO;
1498         *
1499         * Need to change all calls to mptsas_get_sas_device_page0()
1500         * to include another argument to collect this. And then what
1501         * do we do with it?
1502         * XXX For now print a message..
1503         */
1504         mptsas_log(mpt, CE_CONT,
1505             "!Found MPI25_SAS_DEVICE0_FLAGS_FAST_"
1506             "PATH_CAPABLE for %llx", (long long)*sas_wnn);
1507     }

1509     return (rval);
1510 }

```

unchanged\_portion\_omitted

```

*****
19531 Mon Jun 16 21:18:06 2014
new/usr/src/uts/common/io/scsi/adapters/mpt_sas/mptsas_init.c
NEX-1889 upstream
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright 2009 Sun Microsystems, Inc. All rights reserved.
24  * Use is subject to license terms.
25  * Copyright (c) 2014, Tegile Systems Inc. All rights reserved.
26 */

28 /*
29  * Copyright (c) 2000 to 2009, LSI Corporation.
30  * All rights reserved.
31  *
32  * Redistribution and use in source and binary forms of all code within
33  * this file that is exclusively owned by LSI, with or without
34  * modification, is permitted provided that, in addition to the CDDL 1.0
35  * License requirements, the following conditions are met:
36  *
37  *   Neither the name of the author nor the names of its contributors may be
38  *   used to endorse or promote products derived from this software without
39  *   specific prior written permission.
40  *
41  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
42  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
43  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
44  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
45  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
46  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
47  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
48  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
49  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
50  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
51  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
52  * DAMAGE.
53 */

55 /*
56  * mptsas_init - This file contains all the functions used to initialize
57  * MPT2.0 based hardware.
58 */

60 #if defined(lint) || defined(DEBUG)
61 #define MPTSAS_DEBUG

```

```

62 #endif

64 /*
65  * standard header files
66 */
67 #include <sys/note.h>
68 #include <sys/scsi/scsi.h>

70 #pragma pack(1)
71 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_type.h>
72 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2.h>
73 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_cnfg.h>
74 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_init.h>
75 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h>
76 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h>
77 #pragma pack()

78 /*
79  * private header files.
80 */
81 #include <sys/scsi/adapters/mpt_sas/mptsas_var.h>

83 static int mptsas_ioc_do_get_facts(mptsas_t *mpt, caddr_t memp, int var,
84 ddi_acc_handle_t accessp);
85 static int mptsas_ioc_do_get_facts_reply(mptsas_t *mpt, caddr_t memp, int var,
86 ddi_acc_handle_t accessp);
87 static int mptsas_ioc_do_get_port_facts(mptsas_t *mpt, caddr_t memp, int var,
88 ddi_acc_handle_t accessp);
89 static int mptsas_ioc_do_get_port_facts_reply(mptsas_t *mpt, caddr_t memp,
90 int var, ddi_acc_handle_t accessp);
91 static int mptsas_ioc_do_enable_port(mptsas_t *mpt, caddr_t memp, int var,
92 ddi_acc_handle_t accessp);
93 static int mptsas_ioc_do_enable_port_reply(mptsas_t *mpt, caddr_t memp, int var,
94 ddi_acc_handle_t accessp);
95 static int mptsas_ioc_do_enable_event_notification(mptsas_t *mpt, caddr_t memp,
96 int var, ddi_acc_handle_t accessp);
97 static int mptsas_ioc_do_enable_event_notification_reply(mptsas_t *mpt,
98 caddr_t memp, int var, ddi_acc_handle_t accessp);
99 static int mptsas_do_ioc_init(mptsas_t *mpt, caddr_t memp, int var,
100 ddi_acc_handle_t accessp);
101 static int mptsas_do_ioc_init_reply(mptsas_t *mpt, caddr_t memp, int var,
102 ddi_acc_handle_t accessp);

104 static const char *
105 mptsas_product_type_string(mptsas_t *mpt)
106 {
107     switch (mpt->m_productid & MPI2_FW_HEADER_PID_PROD_MASK) {

109         case MPI2_FW_HEADER_PID_PROD_A:
110             return ("A");
111         default:
112             return ("?");
113     }
114 }

    unchanged portion omitted

163 static int
164 mptsas_ioc_do_get_facts_reply(mptsas_t *mpt, caddr_t memp, int var,
165 ddi_acc_handle_t accessp)
166 {
167     #ifndef __lock_lint
168         __NOTE(ARGUNUSED(var))
169     #endif

171     pMpi2IOCFactsReply_t factsreply;
172     int numbytes;
173     uint_t iocstatus;

```

```

174     char                buf[32];
175     uint16_t            numReplyFrames;
176     uint16_t            queueSize, queueDiff;
177     int                 simple_sge_main;
178     int                 simple_sge_next;
179     uint32_t            capabilities;
180     uint16_t            msgversion;

182     bzero(memp, sizeof (*factsreply));
183     factsreply = (void *)memp;
184     numbytes = sizeof (*factsreply);

186     /*
187     * get ioc facts reply message
188     */
189     if (mptsas_get_handshake_msg(mpt, memp, numbytes, accessp)) {
190         return (DDI_FAILURE);
191     }

193     if (iocstatus = ddi_get16(accessp, &factsreply->IOCStatus)) {
194         mptsas_log(mpt, CE_WARN, "mptsas_ioc_do_get_facts_reply: "
195             "IOCStatus=0x%x, IOCLogInfo=0x%x", iocstatus,
196             ddi_get32(accessp, &factsreply->IOCLogInfo));
197         return (DDI_FAILURE);
198     }

200     /*
201     * store key values from reply to mpt structure
202     */
203     mpt->m_fwversion = ddi_get32(accessp, &factsreply->FWVersion.Word);
204     mpt->m_productid = ddi_get16(accessp, &factsreply->ProductID);

207     (void) sprintf(buf, "%u.%u.%u.%u",
208         ddi_get8(accessp, &factsreply->FWVersion.Struct.Major),
209         ddi_get8(accessp, &factsreply->FWVersion.Struct.Minor),
210         ddi_get8(accessp, &factsreply->FWVersion.Struct.Unit),
211         ddi_get8(accessp, &factsreply->FWVersion.Struct.Dev));
212     mptsas_log(mpt, CE_NOTE, "?mpt%d Firmware version v%s (%s)\n",
213         mpt->m_instance, buf, mptsas_product_type_string(mpt));
214     (void) ddi_prop_update_string(DDI_DEV_T_NONE, mpt->m_dip,
215         "firmware-version", buf);

217     /*
218     * Set up request info.
219     */
220     mpt->m_max_requests = ddi_get16(accessp,
221         &factsreply->RequestCredit) - 1;
222     mpt->m_req_frame_size = ddi_get16(accessp,
223         &factsreply->IOCRRequestFrameSize) * 4;

225     /*
226     * Size of reply free queue should be the number of requests
227     * plus some additional for events (32). Make sure number of
228     * reply frames is not a multiple of 16 so that the queue sizes
229     * are calculated correctly later to be a multiple of 16.
230     */
231     mpt->m_reply_frame_size = ddi_get8(accessp,
232         &factsreply->ReplyFrameSize) * 4;
233     numReplyFrames = mpt->m_max_requests + 32;
234     if (!(numReplyFrames % 16)) {
235         numReplyFrames--;
236     }
237     mpt->m_max_replies = numReplyFrames;
238     queueSize = numReplyFrames;
239     queueSize += 16 - (queueSize % 16);

```

```

240     mpt->m_free_queue_depth = queueSize;

242     /*
243     * Size of reply descriptor post queue should be the number of
244     * request frames + the number of reply frames + 1 and needs to
245     * be a multiple of 16. This size can be no larger than
246     * MaxReplyDescriptorPostQueueDepth from IOCFacts. If the
247     * calculated queue size is larger than allowed, subtract a
248     * multiple of 16 from m_max_requests, m_max_replies, and
249     * m_reply_free_depth.
250     */
251     queueSize = mpt->m_max_requests + numReplyFrames + 1;
252     if (queueSize % 16) {
253         queueSize += 16 - (queueSize % 16);
254     }
255     mpt->m_post_queue_depth = ddi_get16(accessp,
256         &factsreply->MaxReplyDescriptorPostQueueDepth);
257     if (queueSize > mpt->m_post_queue_depth) {
258         queueDiff = queueSize - mpt->m_post_queue_depth;
259         if (queueDiff % 16) {
260             queueDiff += 16 - (queueDiff % 16);
261         }
262         mpt->m_max_requests -= queueDiff;
263         mpt->m_max_replies -= queueDiff;
264         mpt->m_free_queue_depth -= queueDiff;
265         queueSize -= queueDiff;
266     }
267     mpt->m_post_queue_depth = queueSize;

269     /*
270     * Set up max chain depth.
271     */
272     mpt->m_max_chain_depth = ddi_get8(accessp,
273         &factsreply->MaxChainDepth);
274     mpt->m_ioc_capabilities = ddi_get32(accessp,
275         &factsreply->IOCCapabilities);

277     /*
278     * Set flag to check for SAS3 support.
279     */
280     msgversion = ddi_get16(accessp, &factsreply->MsgVersion);
281     if (msgversion == MPI2_VERSION_02_05) {
282         mptsas_log(mpt, CE_NOTE, "?mpt_sas%d SAS 3 Supported\n",
283             mpt->m_instance);
284         mpt->m_MPI25 = TRUE;
285     } else {
286         mptsas_log(mpt, CE_NOTE, "?mpt%d MPI Version 0x%x\n",
287             mpt->m_instance, msgversion);
288     }

290     /*
291     * Calculate max frames per request based on DMA S/G length.
292     */
293     simple_sge_main = MPTSAS_MAX_FRAME_SGES64(mpt) - 1;
294     simple_sge_next = mpt->m_req_frame_size /
295         (mpt->m_MPI25 ? sizeof (MPI2_IEEE_SGE_SIMPLE64) :
296         sizeof (MPI2_SGE_SIMPLE64)) - 1;
297     simple_sge_main = (simple_sge_main > simple_sge_next) ?
298         simple_sge_main : simple_sge_next;
299     mpt->m_max_request_frames = (MPTSAS_MAX_DMA_SEGS -
300         simple_sge_main) / simple_sge_next + 1;
301     if (((MPTSAS_MAX_DMA_SEGS - simple_sge_main) %
302         simple_sge_next) > 1) {
303         mpt->m_max_request_frames++;

```

```
305  /*
306  * Check if controller supports FW diag buffers and set flag to enable
307  * each type.
308  */
309  capabilities = ddi_get32(accesssp, &factsreply->IOCCapabilities);
310  if (capabilities & MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER) {
311      mpt->m_fw_diag_buffer_list[MPI2_DIAG_BUF_TYPE_TRACE].enabled =
312          TRUE;
313  }
314  if (capabilities & MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER) {
315      mpt->m_fw_diag_buffer_list[MPI2_DIAG_BUF_TYPE_SNAPSHOT].
316          enabled = TRUE;
317  }
318  if (capabilities & MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER) {
319      mpt->m_fw_diag_buffer_list[MPI2_DIAG_BUF_TYPE_EXTENDED].
320          enabled = TRUE;
321  }
322
323  /*
324  * Check if controller supports replaying events when issuing Message
325  * Unit Reset and set flag to enable MUR.
326  */
327  if (capabilities & MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY) {
328      mpt->m_event_replay = TRUE;
329  }
330
331  /*
332  * Check if controller supports IR.
333  */
334  if (capabilities & MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID) {
335      mpt->m_ir_capable = TRUE;
336  }
337
338  return (DDI_SUCCESS);
339 }
unchanged_portion_omitted
```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/THIRDPARTYLICENSE

1

\*\*\*\*\*

1466 Mon Jun 16 21:18:06 2014

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/THIRDPARTYLICENSE  
NEX-1888 upstream

\*\*\*\*\*

1 Copyright (c) 2013 LSI Corp.  
2 All rights reserved.

4 Redistribution and use in source and binary forms, with or without  
5 modification, are permitted provided that the following conditions  
6 are met:

- 7 1. Redistributions of source code must retain the above copyright  
8 notice, this list of conditions and the following disclaimer.
- 9 2. Redistributions in binary form must reproduce the above copyright  
10 notice, this list of conditions and the following disclaimer in the  
11 documentation and/or other materials provided with the distribution.
- 12 3. Neither the name of the author nor the names of any co-contributors  
13 may be used to endorse or promote products derived from this software  
14 without specific prior written permission.

16 THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  
17 ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  
18 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  
19 ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  
20 FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  
21 DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  
22 OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  
23 HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  
24 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  
25 OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  
26 SUCH DAMAGE.

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/THIRDPARTYLICENSE.descrip 1

\*\*\*\*\*

42 Mon Jun 16 21:18:06 2014

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/THIRDPARTYLICENSE.descrip

NEX-1888 upstream

\*\*\*\*\*

1 LSI Fusion-MPT MPI 2.0 / 2.5 Header Files

```

*****
54260 Mon Jun 16 21:18:06 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2.h
51  * Title: MPI Message independent structures and definitions
52  *        including System Interface Register Set and
53  *        scatter/gather formats.
54  * Creation Date: June 21, 2006
55  *
56  * mpi2.h Version: 02.00.33
57  * mpi2.h Version: 02.00.13
58  *
59  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
60  * prefix are for use only on MPI v2.5 products, and must not be used
61  * with MPI v2.0 products. Unless otherwise noted, names beginning with
62  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
63  *
64  * Version History
65  * -----
66  *
67  * Date          Version    Description
68  * -----
69  * 04-30-07      02.00.00    Corresponds to Fusion-MPT MPI Specification Rev A.
70  * 06-04-07      02.00.01    Bumped MPI2_HEADER_VERSION_UNIT.
71  * 06-26-07      02.00.02    Bumped MPI2_HEADER_VERSION_UNIT.
72  * 08-31-07      02.00.03    Bumped MPI2_HEADER_VERSION_UNIT.
73  *                Moved ReplyPostHostIndex register to offset 0x6C of the
74  *                MPI2_SYSTEM_INTERFACE_REGS and modified the define for
75  *                MPI2_REPLY_POST_HOST_INDEX_OFFSET.
76  *                Added union of request descriptors.
77  *                Added union of reply descriptors.
78  * 10-31-07      02.00.04    Bumped MPI2_HEADER_VERSION_UNIT.
79  *                Added define for MPI2_VERSION_02_00.
80  *                Fixed the size of the FunctionDependent5 field in the
81  *                MPI2_DEFAULT_REPLY structure.
82  * 12-18-07      02.00.05    Bumped MPI2_HEADER_VERSION_UNIT.
83  *                Removed the MPI-defined Fault Codes and extended the
84  *                product specific codes up to 0xEFFF.
85  *                Added a sixth key value for the WriteSequence register
86  *                and changed the flush value to 0x0.
87  *                Added message function codes for Diagnostic Buffer Post
88  *                and Diagnsotic Release.
89  *                New IOCStatus define: MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED
90  *                Moved MPI2_VERSION_UNION from mpi2_ioc.h.
91  * 02-29-08      02.00.06    Bumped MPI2_HEADER_VERSION_UNIT.
92  * 03-03-08      02.00.07    Bumped MPI2_HEADER_VERSION_UNIT.
93  * 05-21-08      02.00.08    Bumped MPI2_HEADER_VERSION_UNIT.
94  *                Added #defines for marking a reply descriptor as unused.
95  * 06-27-08      02.00.09    Bumped MPI2_HEADER_VERSION_UNIT.
96  * 10-02-08      02.00.10    Bumped MPI2_HEADER_VERSION_UNIT.
97  *                Moved LUN field defines from mpi2_init.h.
98  * 01-19-09      02.00.11    Bumped MPI2_HEADER_VERSION_UNIT.
99  * 05-06-09      02.00.12    Bumped MPI2_HEADER_VERSION_UNIT.
100 *                In all request and reply descriptors, replaced VF_ID
101 *                field with MSIXIndex field.

```

```

85 *          Removed DevHandle field from
86 *          MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR and made those
87 *          bytes reserved.
88 *          Added RAID Accelerator functionality.
89 * 07-30-09 02.00.13 Bumped MPI2_HEADER_VERSION_UNIT.
90 * 10-28-09 02.00.14 Bumped MPI2_HEADER_VERSION_UNIT.
91 *          Added MSI-x index mask and shift for Reply Post Host
92 *          Index register.
93 *          Added function code for Host Based Discovery Action.
94 * 02-10-10 02.00.15 Bumped MPI2_HEADER_VERSION_UNIT.
95 *          Added define for MPI2_FUNCTION_PWR_MGMT_CONTROL.
96 *          Added defines for product-specific range of message
97 *          function codes, 0xF0 to 0xFF.
98 * 05-12-10 02.00.16 Bumped MPI2_HEADER_VERSION_UNIT.
99 *          Added alternative defines for the SGE Direction bit.
100 * 08-11-10 02.00.17 Bumped MPI2_HEADER_VERSION_UNIT.
101 * 11-10-10 02.00.18 Bumped MPI2_HEADER_VERSION_UNIT.
102 *          Added MPI2_IEEE_SGE_FLAGS_SYSTEMLBCPI_ADDR define.
103 * 02-23-11 02.00.19 Bumped MPI2_HEADER_VERSION_UNIT.
104 *          Added MPI2_FUNCTION_SEND_HOST_MESSAGE.
105 * 03-09-11 02.00.20 Bumped MPI2_HEADER_VERSION_UNIT.
106 * 05-25-11 02.00.21 Bumped MPI2_HEADER_VERSION_UNIT.
107 * 08-24-11 02.00.22 Bumped MPI2_HEADER_VERSION_UNIT.
108 * 11-18-11 02.00.23 Bumped MPI2_HEADER_VERSION_UNIT.
109 *          Incorporating additions for MPI v2.5.
110 * 02-06-12 02.00.24 Bumped MPI2_HEADER_VERSION_UNIT.
111 * 03-29-12 02.00.25 Bumped MPI2_HEADER_VERSION_UNIT.
112 *          Added Hard Reset delay timings.
113 * 07-10-12 02.00.26 Bumped MPI2_HEADER_VERSION_UNIT.
114 * 07-26-12 02.00.27 Bumped MPI2_HEADER_VERSION_UNIT.
115 * 11-27-12 02.00.28 Bumped MPI2_HEADER_VERSION_UNIT.
116 * 12-20-12 02.00.29 Bumped MPI2_HEADER_VERSION_UNIT.
117 *          Added MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET.
118 * 04-09-13 02.00.30 Bumped MPI2_HEADER_VERSION_UNIT.
119 * 04-17-13 02.00.31 Bumped MPI2_HEADER_VERSION_UNIT.
120 * 08-19-13 02.00.32 Bumped MPI2_HEADER_VERSION_UNIT.
121 * 12-05-13 02.00.33 Bumped MPI2_HEADER_VERSION_UNIT.
122 * -----
123 */

125 #ifndef MPI2_H
126 #define MPI2_H

129 /*****
130 *
131 *          MPI Version Definitions
132 *
133 *****/

134 #define MPI2_VERSION_MAJOR          (0x02)
135 #define MPI2_VERSION_MINOR          (0x00)
136 #define MPI2_VERSION_MAJOR_MASK     (0xFF00)
137 #define MPI2_VERSION_MAJOR_SHIFT    (8)
138 #define MPI2_VERSION_MINOR_MASK     (0x00FF)
139 #define MPI2_VERSION_MINOR_SHIFT    (0)

140 /* major version for all MPI v2.x */
141 #define MPI2_VERSION_MAJOR          (0x02)

142 /* minor version for MPI v2.0 compatible products */
143 #define MPI2_VERSION_MINOR          (0x00)
144 #define MPI2_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \
145                      MPI2_VERSION_MINOR)

147 #define MPI2_VERSION_02_00          (0x0200)

```

```

150 /* minor version for MPI v2.5 compatible products */
151 #define MPI25_VERSION_MINOR          (0x05)
152 #define MPI25_VERSION ((MPI2_VERSION_MAJOR << MPI2_VERSION_MAJOR_SHIFT) | \
153                      MPI25_VERSION_MINOR)
154 #define MPI2_VERSION_02_05          (0x0205)

157 /* Unit and Dev versioning for this MPI header set */
158 #define MPI2_HEADER_VERSION_UNIT     (0x21)
159 /* versioning for this MPI header set */
160 #define MPI2_HEADER_VERSION_UNIT     (0x0D)
161 #define MPI2_HEADER_VERSION_DEV      (0x00)
162 #define MPI2_HEADER_VERSION_UNIT_MASK (0xFF00)
163 #define MPI2_HEADER_VERSION_UNIT_SHIFT (8)
164 #define MPI2_HEADER_VERSION_DEV_MASK (0x00FF)
165 #define MPI2_HEADER_VERSION_DEV_SHIFT (0)
166 #define MPI2_HEADER_VERSION ((MPI2_HEADER_VERSION_UNIT << 8) | MPI2_HEADER_VERSI

167 /*****
168 *
169 *          IOC State Definitions
170 *
171 *****/

172 #define MPI2_IOC_STATE_RESET          (0x00000000)
173 #define MPI2_IOC_STATE_READY          (0x10000000)
174 #define MPI2_IOC_STATE_OPERATIONAL   (0x20000000)
175 #define MPI2_IOC_STATE_FAULT         (0x40000000)

176 #define MPI2_IOC_STATE_MASK          (0xF0000000)
177 #define MPI2_IOC_STATE_SHIFT         (28)

178 /* Fault state range for product specific codes */
179 #define MPI2_FAULT_PRODUCT_SPECIFIC_MIN (0x0000)
180 #define MPI2_FAULT_PRODUCT_SPECIFIC_MAX (0xEFFF)

181 /*****
182 *
183 *          System Interface Register Definitions
184 *
185 *****/

186 typedef volatile struct _MPI2_SYSTEM_INTERFACE_REGS
187 {
188     U32      Doorbell;          /* 0x00 */
189     U32      WriteSequence;     /* 0x04 */
190     U32      HostDiagnostic;    /* 0x08 */
191     U32      Reserved1;        /* 0x0C */
192     U32      DiagRWDData;      /* 0x10 */
193     U32      DiagRWAddressLow;  /* 0x14 */
194     U32      DiagRWAddressHigh; /* 0x18 */
195     U32      Reserved2[5];     /* 0x1C */
196     U32      HostInterruptStatus; /* 0x30 */
197     U32      HostInterruptMask; /* 0x34 */
198     U32      DCRData;          /* 0x38 */
199     U32      DCRAddress;       /* 0x3C */
200     U32      Reserved3[2];     /* 0x40 */
201     U32      ReplyFreeHostIndex; /* 0x48 */
202     U32      Reserved4[8];     /* 0x4C */
203     U32      ReplyPostHostIndex; /* 0x6C */
204     U32      Reserved5;       /* 0x70 */
205     U32      HCBSIZE;         /* 0x74 */

```

```

212 U32 HCBAddressLow; /* 0x78 */
213 U32 HCBAddressHigh; /* 0x7C */
214 U32 Reserved6[16]; /* 0x80 */
215 U32 RequestDescriptorPostLow; /* 0xC0 */
216 U32 RequestDescriptorPostHigh; /* 0xC4 */
217 U32 Reserved7[14]; /* 0xC8 */
218 } MPI2_SYSTEM_INTERFACE_REGS, MPI2_POINTER PTR_MPI2_SYSTEM_INTERFACE_REGS,
219 Mpi2SystemInterfaceRegs_t, MPI2_POINTER pMpi2SystemInterfaceRegs_t;

221 /*
222 * Defines for working with the Doorbell register.
223 */
224 #define MPI2_DOORBELL_OFFSET (0x00000000)

226 /* IOC --> System values */
227 #define MPI2_DOORBELL_USED (0x08000000)
228 #define MPI2_DOORBELL_WHO_INIT_MASK (0x07000000)
229 #define MPI2_DOORBELL_WHO_INIT_SHIFT (24)
230 #define MPI2_DOORBELL_FAULT_CODE_MASK (0x0000FFFF)
231 #define MPI2_DOORBELL_DATA_MASK (0x0000FFFF)

233 /* System --> IOC values */
234 #define MPI2_DOORBELL_FUNCTION_MASK (0xFF000000)
235 #define MPI2_DOORBELL_FUNCTION_SHIFT (24)
236 #define MPI2_DOORBELL_ADD_DWORDS_MASK (0x00FF0000)
237 #define MPI2_DOORBELL_ADD_DWORDS_SHIFT (16)

240 /*
241 * Defines for the WriteSequence register
242 */
243 #define MPI2_WRITE_SEQUENCE_OFFSET (0x00000004)
244 #define MPI2_WRSEQ_KEY_VALUE_MASK (0x0000000F)
245 #define MPI2_WRSEQ_FLUSH_KEY_VALUE (0x0)
246 #define MPI2_WRSEQ_1ST_KEY_VALUE (0xF)
247 #define MPI2_WRSEQ_2ND_KEY_VALUE (0x4)
248 #define MPI2_WRSEQ_3RD_KEY_VALUE (0xB)
249 #define MPI2_WRSEQ_4TH_KEY_VALUE (0x2)
250 #define MPI2_WRSEQ_5TH_KEY_VALUE (0x7)
251 #define MPI2_WRSEQ_6TH_KEY_VALUE (0xD)

253 /*
254 * Defines for the HostDiagnostic register
255 */
256 #define MPI2_HOST_DIAGNOSTIC_OFFSET (0x00000008)

258 #define MPI2_DIAG_BOOT_DEVICE_SELECT_MASK (0x00001800)
259 #define MPI2_DIAG_BOOT_DEVICE_SELECT_DEFAULT (0x00000000)
260 #define MPI2_DIAG_BOOT_DEVICE_SELECT_HCDW (0x00000800)

262 #define MPI2_DIAG_CLEAR_FLASH_BAD_SIG (0x00000400)
263 #define MPI2_DIAG_FORCE_HCB_ON_RESET (0x00000200)
264 #define MPI2_DIAG_HCB_MODE (0x00000100)
265 #define MPI2_DIAG_DIAG_WRITE_ENABLE (0x00000080)
266 #define MPI2_DIAG_DIAG_FLASH_BAD_SIG (0x00000040)
267 #define MPI2_DIAG_RESET_HISTORY (0x00000020)
268 #define MPI2_DIAG_DIAG_RW_ENABLE (0x00000010)
269 #define MPI2_DIAG_RESET_ADAPTER (0x00000004)
270 #define MPI2_DIAG_HOLD_IOC_RESET (0x00000002)

272 /*
273 * Offsets for DiagRWData and address
274 */
275 #define MPI2_DIAG_RW_DATA_OFFSET (0x00000010)
276 #define MPI2_DIAG_RW_ADDRESS_LOW_OFFSET (0x00000014)
277 #define MPI2_DIAG_RW_ADDRESS_HIGH_OFFSET (0x00000018)

```

```

279 /*
280 * Defines for the HostInterruptStatus register
281 */
282 #define MPI2_HOST_INTERRUPT_STATUS_OFFSET (0x00000030)
283 #define MPI2_HIS_SYS2IOC_DB_STATUS (0x80000000)
284 #define MPI2_HIS_IOP_DOORBELL_STATUS MPI2_HIS_SYS2IOC_DB_STATUS
285 #define MPI2_HIS_RESET_IRQ_STATUS (0x40000000)
286 #define MPI2_HIS_REPLY_DESCRIPTOR_INTERRUPT (0x00000008)
287 #define MPI2_HIS_IOC2SYS_DB_STATUS (0x00000001)
288 #define MPI2_HIS_DOORBELL_INTERRUPT MPI2_HIS_IOC2SYS_DB_STATUS

290 /*
291 * Defines for the HostInterruptMask register
292 */
293 #define MPI2_HOST_INTERRUPT_MASK_OFFSET (0x00000034)
294 #define MPI2_HIM_RESET_IRQ_MASK (0x40000000)
295 #define MPI2_HIM_REPLY_INT_MASK (0x00000008)
296 #define MPI2_HIM_RIM MPI2_HIM_REPLY_INT_MASK
297 #define MPI2_HIM_IOC2SYS_DB_MASK (0x00000001)
298 #define MPI2_HIM_DIM MPI2_HIM_IOC2SYS_DB_MASK

300 /*
301 * Offsets for DCRData and address
302 */
303 #define MPI2_DCR_DATA_OFFSET (0x00000038)
304 #define MPI2_DCR_ADDRESS_OFFSET (0x0000003C)

306 /*
307 * Offset for the Reply Free Queue
308 */
309 #define MPI2_REPLY_FREE_HOST_INDEX_OFFSET (0x00000048)

311 /*
312 * Defines for the Reply Descriptor Post Queue
313 */
314 #define MPI2_REPLY_POST_HOST_INDEX_OFFSET (0x0000006C)
315 #define MPI2_REPLY_POST_HOST_INDEX_MASK (0x00FFFFFF)
316 #define MPI2_RPHI_MSIX_INDEX_MASK (0xFF000000)
317 #define MPI2_RPHI_MSIX_INDEX_SHIFT (24)
318 #define MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET (0x0000030C) /* MPI v2.5 only */

321 /*
322 * Defines for the HCBSize and address
323 */
324 #define MPI2_HCB_SIZE_OFFSET (0x00000074)
325 #define MPI2_HCB_SIZE_SIZE_MASK (0xFFFFF000)
326 #define MPI2_HCB_SIZE_HCB_ENABLE (0x00000001)

328 #define MPI2_HCB_ADDRESS_LOW_OFFSET (0x00000078)
329 #define MPI2_HCB_ADDRESS_HIGH_OFFSET (0x0000007C)

331 /*
332 * Offsets for the Request Queue
333 */
334 #define MPI2_REQUEST_DESCRIPTOR_POST_LOW_OFFSET (0x000000C0)
335 #define MPI2_REQUEST_DESCRIPTOR_POST_HIGH_OFFSET (0x000000C4)

338 /* Hard Reset delay timings */
339 #define MPI2_HARD_RESET_PCIE_FIRST_READ_DELAY_MICRO_SEC (50000)
340 #define MPI2_HARD_RESET_PCIE_RESET_READ_WINDOW_MICRO_SEC (255000)
341 #define MPI2_HARD_RESET_PCIE_SECOND_READ_DELAY_MICRO_SEC (256000)

```

```

343 /*****
344 *
345 *      Message Descriptors
346 *
347 *****/

349 /* Request Descriptors */

351 /* Default Request Descriptor */
352 typedef struct _MPI2_DEFAULT_REQUEST_DESCRIPTOR
353 {
354     U8          RequestFlags;          /* 0x00 */
355     U8          MSIXIndex;            /* 0x01 */
356     U16         SMID;                 /* 0x02 */
357     U16         LMID;                 /* 0x04 */
358     U16         DescriptorTypeDependent; /* 0x06 */
359 } MPI2_DEFAULT_REQUEST_DESCRIPTOR,
360 MPI2_POINTER PTR_MPI2_DEFAULT_REQUEST_DESCRIPTOR,
361 Mpi2DefaultRequestDescriptor_t, MPI2_POINTER pMpi2DefaultRequestDescriptor_t;

363 /* defines for the RequestFlags field */
364 #define MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_MASK          (0x0E)
365 #define MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO          (0x00)
366 #define MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_TARGET      (0x02)
367 #define MPI2_REQ_DESCRIPTOR_FLAGS_HIGH_PRIORITY    (0x06)
368 #define MPI2_REQ_DESCRIPTOR_FLAGS_DEFAULT_TYPE     (0x08)
369 #define MPI2_REQ_DESCRIPTOR_FLAGS_RAID_ACCELERATOR (0x0A)
370 #define MPI25_REQ_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO (0x0C)

372 #define MPI2_REQ_DESCRIPTOR_FLAGS_IOC_FIFO_MARKER (0x01)

375 /* High Priority Request Descriptor */
376 typedef struct _MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR
377 {
378     U8          RequestFlags;          /* 0x00 */
379     U8          MSIXIndex;            /* 0x01 */
380     U16         SMID;                 /* 0x02 */
381     U16         LMID;                 /* 0x04 */
382     U16         Reserved1;           /* 0x06 */
383 } MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR,
    unchanged portion omitted
425 MPI2_POINTER PTR_MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR,
426 Mpi2RAIDAcceleratorRequestDescriptor_t,
427 MPI2_POINTER pMpi2RAIDAcceleratorRequestDescriptor_t;

430 /* Fast Path SCSI IO Request Descriptor */
431 typedef MPI2_SCSI_IO_REQUEST_DESCRIPTOR
432 MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,
433 MPI2_POINTER PTR_MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR,
434 Mpi25FastPathSCSIIORequestDescriptor_t,
435 MPI2_POINTER pMpi25FastPathSCSIIORequestDescriptor_t;

438 /* union of Request Descriptors */
439 typedef union _MPI2_REQUEST_DESCRIPTOR_UNION
440 {
441     MPI2_DEFAULT_REQUEST_DESCRIPTOR          Default;
442     MPI2_HIGH_PRIORITY_REQUEST_DESCRIPTOR    HighPriority;
443     MPI2_SCSI_IO_REQUEST_DESCRIPTOR          SCSIIO;
444     MPI2_SCSI_TARGET_REQUEST_DESCRIPTOR      SCSTITarget;
445     MPI2_RAID_ACCEL_REQUEST_DESCRIPTOR      RAIDAccelerator;
446     MPI25_FP_SCSI_IO_REQUEST_DESCRIPTOR      FastPathSCSIIO;
447     U64                                       Words;
448 } MPI2_REQUEST_DESCRIPTOR_UNION, MPI2_POINTER PTR_MPI2_REQUEST_DESCRIPTOR_UNION,
    unchanged portion omitted

```

```

462 Mpi2DefaultReplyDescriptor_t, MPI2_POINTER pMpi2DefaultReplyDescriptor_t;

464 /* defines for the ReplyFlags field */
465 #define MPI2_RPY_DESCRIPTOR_FLAGS_TYPE_MASK          (0x0F)
466 #define MPI2_RPY_DESCRIPTOR_FLAGS_SCSI_IO_SUCCESS    (0x00)
467 #define MPI2_RPY_DESCRIPTOR_FLAGS_ADDRESS_REPLY      (0x01)
468 #define MPI2_RPY_DESCRIPTOR_FLAGS_TARGETASSIST_SUCCESS (0x02)
469 #define MPI2_RPY_DESCRIPTOR_FLAGS_TARGET_COMMAND_BUFFER (0x03)
470 #define MPI2_RPY_DESCRIPTOR_FLAGS_RAID_ACCELERATOR_SUCCESS (0x05)
471 #define MPI25_RPY_DESCRIPTOR_FLAGS_FAST_PATH_SCSI_IO_SUCCESS (0x06)
472 #define MPI2_RPY_DESCRIPTOR_FLAGS_UNUSED            (0x0F)

474 /* values for marking a reply descriptor as unused */
475 #define MPI2_RPY_DESCRIPTOR_UNUSED_WORD0_MARK      (0xFFFFFFFF)
476 #define MPI2_RPY_DESCRIPTOR_UNUSED_WORD1_MARK      (0xFFFFFFFF)

478 /* Address Reply Descriptor */
479 typedef struct _MPI2_ADDRESS_REPLY_DESCRIPTOR
480 {
481     U8          ReplyFlags;          /* 0x00 */
482     U8          MSIXIndex;          /* 0x01 */
483     U16         SMID;                 /* 0x02 */
484     U32         ReplyFrameAddress;    /* 0x04 */
485 } MPI2_ADDRESS_REPLY_DESCRIPTOR, MPI2_POINTER PTR_MPI2_ADDRESS_REPLY_DESCRIPTOR,
    unchanged portion omitted
546 MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR,
547 Mpi2RAIDAcceleratorSuccessReplyDescriptor_t,
548 MPI2_POINTER pMpi2RAIDAcceleratorSuccessReplyDescriptor_t;

551 /* Fast Path SCSI IO Success Reply Descriptor */
552 typedef MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR
553 MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,
554 MPI2_POINTER PTR_MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR,
555 Mpi25FastPathSCSIIOSuccessReplyDescriptor_t,
556 MPI2_POINTER pMpi25FastPathSCSIIOSuccessReplyDescriptor_t;

559 /* union of Reply Descriptors */
560 typedef union _MPI2_REPLY_DESCRIPTOR_UNION
561 {
562     MPI2_DEFAULT_REPLY_DESCRIPTOR          Default;
563     MPI2_ADDRESS_REPLY_DESCRIPTOR          AddressReply;
564     MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR  SCSIIOSuccess;
565     MPI2_TARGETASSIST_SUCCESS_REPLY_DESCRIPTOR TargetAssistSuccess;
566     MPI2_TARGET_COMMAND_BUFFER_REPLY_DESCRIPTOR TargetCommandBuffer;
567     MPI2_RAID_ACCELERATOR_SUCCESS_REPLY_DESCRIPTOR RAIDAcceleratorSuccess;
568     MPI25_FP_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR FastPathSCSIIOSuccess;
569     U64                                       Words;
570 } MPI2_REPLY_DESCRIPTOR_UNION, MPI2_POINTER PTR_MPI2_REPLY_DESCRIPTOR_UNION,
571 Mpi2ReplyDescriptorsUnion_t, MPI2_POINTER pMpi2ReplyDescriptorsUnion_t;

575 /*****
576 *
577 *      Message Functions
578 *      0x80 -> 0x8F reserved for private message use per product
579 *
580 *****/

581 #define MPI2_FUNCTION_SCSI_IO_REQUEST          (0x00) /* SCSI IO */
582 #define MPI2_FUNCTION_SCSI_TASK_MGMT          (0x01) /* SCSI Task Manageme
583 #define MPI2_FUNCTION_IOC_INIT                (0x02) /* IOC Init */
584 #define MPI2_FUNCTION_IOC_FACTS              (0x03) /* IOC Facts */

```

```

585 #define MPI2_FUNCTION_CONFIG (0x04) /* Configuration */
586 #define MPI2_FUNCTION_PORT_FACTS (0x05) /* Port Facts */
587 #define MPI2_FUNCTION_PORT_ENABLE (0x06) /* Port Enable */
588 #define MPI2_FUNCTION_EVENT_NOTIFICATION (0x07) /* Event Notification */
589 #define MPI2_FUNCTION_EVENT_ACK (0x08) /* Event Acknowledge */
590 #define MPI2_FUNCTION_FW_DOWNLOAD (0x09) /* FW Download */
591 #define MPI2_FUNCTION_TARGET_ASSIST (0x0B) /* Target Assist */
592 #define MPI2_FUNCTION_TARGET_STATUS_SEND (0x0C) /* Target Status Send */
593 #define MPI2_FUNCTION_TARGET_MODE_ABORT (0x0D) /* Target Mode Abort */
594 #define MPI2_FUNCTION_FW_UPLOAD (0x12) /* FW Upload */
595 #define MPI2_FUNCTION_RAID_ACTION (0x15) /* RAID Action */
596 #define MPI2_FUNCTION_RAID_SCSI_IO_PASSTHROUGH (0x16) /* SCSI IO RAID Passt */
597 #define MPI2_FUNCTION_TOOLBOX (0x17) /* Toolbox */
598 #define MPI2_FUNCTION_SCSI_ENCLOSURE_PROCESSOR (0x18) /* SCSI Enclosure Pro */
599 #define MPI2_FUNCTION_SMP_PASSTHROUGH (0x1A) /* SMP Passthrough */
600 #define MPI2_FUNCTION_SAS_IO_UNIT_CONTROL (0x1B) /* SAS IO Unit Control */
601 #define MPI2_FUNCTION_SATA_PASSTHROUGH (0x1C) /* SATA Passthrough */
602 #define MPI2_FUNCTION_DIAG_BUFFER_POST (0x1D) /* Diagnostic Buffer */
603 #define MPI2_FUNCTION_DIAG_RELEASE (0x1E) /* Diagnostic Release */
604 #define MPI2_FUNCTION_TARGET_CMD_BUF_BASE_POST (0x24) /* Target Command Buf */
605 #define MPI2_FUNCTION_TARGET_CMD_BUF_LIST_POST (0x25) /* Target Command Buf */
606 #define MPI2_FUNCTION_RAID_ACCELERATOR (0x2C) /* RAID Accelerator */
607 #define MPI2_FUNCTION_HOST_BASED_DISCOVERY_ACTION (0x2F) /* Host Based Discove */
608 #define MPI2_FUNCTION_PWR_MGMT_CONTROL (0x30) /* Power Management C */
609 #define MPI2_FUNCTION_SEND_HOST_MESSAGE (0x31) /* Send Host Message */
610 #define MPI2_FUNCTION_MIN_PRODUCT_SPECIFIC (0xF0) /* beginning of produ */
611 #define MPI2_FUNCTION_MAX_PRODUCT_SPECIFIC (0xFF) /* end of product-spe

```

```

615 /* Doorbell functions */

```

```

616 #define MPI2_FUNCTION_IOC_MESSAGE_UNIT_RESET (0x40)
617 /* #define MPI2_FUNCTION_IO_UNIT_RESET (0x41) */
618 #define MPI2_FUNCTION_HANDSHAKE (0x42)

```

```

620 /*****
621 *
622 *      IOC Status Values
623 *
624 *****/

```

```

626 /* mask for IOCStatus status value */
627 #define MPI2_IOCSTATUS_MASK (0x7FFF)

```

```

629 /*****
630 *      Common IOCStatus values for all replies
631 *****/

```

```

633 #define MPI2_IOCSTATUS_SUCCESS (0x0000)
634 #define MPI2_IOCSTATUS_INVALID_FUNCTION (0x0001)
635 #define MPI2_IOCSTATUS_BUSY (0x0002)
636 #define MPI2_IOCSTATUS_INVALID_SGL (0x0003)
637 #define MPI2_IOCSTATUS_INTERNAL_ERROR (0x0004)
638 #define MPI2_IOCSTATUS_INVALID_VPID (0x0005)
639 #define MPI2_IOCSTATUS_INSUFFICIENT_RESOURCES (0x0006)
640 #define MPI2_IOCSTATUS_INVALID_FIELD (0x0007)
641 #define MPI2_IOCSTATUS_INVALID_STATE (0x0008)
642 #define MPI2_IOCSTATUS_OP_STATE_NOT_SUPPORTED (0x0009)

```

```

644 /*****
645 *      Config IOCStatus values
646 *****/

```

```

648 #define MPI2_IOCSTATUS_CONFIG_INVALID_ACTION (0x0020)
649 #define MPI2_IOCSTATUS_CONFIG_INVALID_TYPE (0x0021)

```

```

650 #define MPI2_IOCSTATUS_CONFIG_INVALID_PAGE (0x0022)
651 #define MPI2_IOCSTATUS_CONFIG_INVALID_DATA (0x0023)
652 #define MPI2_IOCSTATUS_CONFIG_NO_DEFAULTS (0x0024)
653 #define MPI2_IOCSTATUS_CONFIG_CANT_COMMIT (0x0025)

```

```

655 /*****
656 *      SCSI IO Reply
657 *****/

```

```

659 #define MPI2_IOCSTATUS_SCSI_RECOVERED_ERROR (0x0040)
660 #define MPI2_IOCSTATUS_SCSI_INVALID_DEVHANDLE (0x0042)
661 #define MPI2_IOCSTATUS_SCSI_DEVICE_NOT_THERE (0x0043)
662 #define MPI2_IOCSTATUS_SCSI_DATA_OVERRUN (0x0044)
663 #define MPI2_IOCSTATUS_SCSI_DATA_UNDRERRUN (0x0045)
664 #define MPI2_IOCSTATUS_SCSI_IO_DATA_ERROR (0x0046)
665 #define MPI2_IOCSTATUS_SCSI_PROTOCOL_ERROR (0x0047)
666 #define MPI2_IOCSTATUS_SCSI_TASK_TERMINATED (0x0048)
667 #define MPI2_IOCSTATUS_SCSI_RESIDUAL_MISMATCH (0x0049)
668 #define MPI2_IOCSTATUS_SCSI_TASK_MGMT_FAILED (0x004A)
669 #define MPI2_IOCSTATUS_SCSI_IOC_TERMINATED (0x004B)
670 #define MPI2_IOCSTATUS_SCSI_EXT_TERMINATED (0x004C)

```

```

672 /*****
673 *      For use by SCSI Initiator and SCSI Target end-to-end data protection
674 *****/

```

```

676 #define MPI2_IOCSTATUS_EEDP_GUARD_ERROR (0x004D)
677 #define MPI2_IOCSTATUS_EEDP_REF_TAG_ERROR (0x004E)
678 #define MPI2_IOCSTATUS_EEDP_APP_TAG_ERROR (0x004F)

```

```

680 /*****
681 *      SCSI Target values
682 *****/

```

```

684 #define MPI2_IOCSTATUS_TARGET_INVALID_IO_INDEX (0x0062)
685 #define MPI2_IOCSTATUS_TARGET_ABORTED (0x0063)
686 #define MPI2_IOCSTATUS_TARGET_NO_CONN_RETRYABLE (0x0064)
687 #define MPI2_IOCSTATUS_TARGET_NO_CONNECTION (0x0065)
688 #define MPI2_IOCSTATUS_TARGET_XFER_COUNT_MISMATCH (0x006A)
689 #define MPI2_IOCSTATUS_TARGET_DATA_OFFSET_ERROR (0x006D)
690 #define MPI2_IOCSTATUS_TARGET_TOO_MUCH_WRITE_DATA (0x006E)
691 #define MPI2_IOCSTATUS_TARGET_IU_TOO_SHORT (0x006F)
692 #define MPI2_IOCSTATUS_TARGET_ACK_NAK_TIMEOUT (0x0070)
693 #define MPI2_IOCSTATUS_TARGET_NAK_RECEIVED (0x0071)

```

```

695 /*****
696 *      Serial Attached SCSI values
697 *****/

```

```

699 #define MPI2_IOCSTATUS_SAS_SMP_REQUEST_FAILED (0x0090)
700 #define MPI2_IOCSTATUS_SAS_SMP_DATA_OVERRUN (0x0091)

```

```

702 /*****
703 *      Diagnostic Buffer Post / Diagnostic Release values
704 *****/

```

```

706 #define MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED (0x00A0)

```

```

708 /*****
709 *      RAID Accelerator values
710 *****/

```

```

712 #define MPI2_IOCSTATUS_RAID_ACCEL_ERROR (0x00B0)

```

```

714 /*****
715 *      IOCStatus flag to indicate that log info is available

```

```

716 *****/
718 #define MPI2_IOCSTATUS_FLAG_LOG_INFO_AVAILABLE (0x8000)
720 /*****/
721 * IOCLogInfo Types
722 *****/
724 #define MPI2_IOCLOGINFO_TYPE_MASK (0xF0000000)
725 #define MPI2_IOCLOGINFO_TYPE_SHIFT (28)
726 #define MPI2_IOCLOGINFO_TYPE_NONE (0x0)
727 #define MPI2_IOCLOGINFO_TYPE_SCSI (0x1)
728 #define MPI2_IOCLOGINFO_TYPE_FC (0x2)
729 #define MPI2_IOCLOGINFO_TYPE_SAS (0x3)
730 #define MPI2_IOCLOGINFO_TYPE_ISCSI (0x4)
731 #define MPI2_IOCLOGINFO_LOG_DATA_MASK (0x0FFFFFFF)

734 /*****/
735 *
736 * Standard Message Structures
737 *
738 *****/
740 /*****/
741 * Request Message Header for all request messages
742 *****/

744 typedef struct _MPI2_REQUEST_HEADER
745 {
746     U16 FunctionDependent1; /* 0x00 */
747     U8 ChainOffset; /* 0x02 */
748     U8 Function; /* 0x03 */
749     U16 FunctionDependent2; /* 0x04 */
750     U8 FunctionDependent3; /* 0x06 */
751     U8 MsgFlags; /* 0x07 */
752     U8 VP_ID; /* 0x08 */
753     U8 VF_ID; /* 0x09 */
754     U16 Reserved1; /* 0x0A */
755 } MPI2_REQUEST_HEADER, MPI2_POINTER PTR_MPI2_REQUEST_HEADER,
    unchanged_portion_omitted_
840 Mpi2SGESimpleUnion_t, MPI2_POINTER pMpi2SGESimpleUnion_t;

843 /*****/
844 * MPI Chain Element structures - for MPI v2.0 products only
845 * MPI Chain Element structures
846 *****/

847 typedef struct _MPI2_SGE_CHAIN32
848 {
849     U16 Length;
850     U8 NextChainOffset;
851     U8 Flags;
852     U32 Address;
853 } MPI2_SGE_CHAIN32, MPI2_POINTER PTR_MPI2_SGE_CHAIN32,
    unchanged_portion_omitted_
876 Mpi2SGEChainUnion_t, MPI2_POINTER pMpi2SGEChainUnion_t;

879 /*****/
880 * MPI Transaction Context Element structures - for MPI v2.0 products only
881 * MPI Transaction Context Element structures
882 *****/

883 typedef struct _MPI2_SGE_TRANSACTION32

```

```

884 {
885     U8 Reserved;
886     U8 ContextSize;
887     U8 DetailsLength;
888     U8 Flags;
889     U32 TransactionContext[1];
890     U32 TransactionDetails[1];
891 } MPI2_SGE_TRANSACTION32, MPI2_POINTER PTR_MPI2_SGE_TRANSACTION32,
    unchanged_portion_omitted_
942 Mpi2SGETransactionUnion_t, MPI2_POINTER pMpi2SGETransactionUnion_t;

945 /*****/
946 * MPI SGE union for IO SGL's - for MPI v2.0 products only
947 * MPI SGE union for IO SGL's
948 *****/

949 typedef struct _MPI2_MPI_SGE_IO_UNION
950 {
951     union
952     {
953         MPI2_SGE_SIMPLE_UNION Simple;
954         MPI2_SGE_CHAIN_UNION Chain;
955     } u;
956 } MPI2_MPI_SGE_IO_UNION, MPI2_POINTER PTR_MPI2_MPI_SGE_IO_UNION,
957 Mpi2MpiSGEIOUnion_t, MPI2_POINTER pMpi2MpiSGEIOUnion_t;

960 /*****/
961 * MPI SGE union for SGL's with Simple and Transaction elements - for MPI v2.0 p
962 * MPI SGE union for SGL's with Simple and Transaction elements
963 *****/

964 typedef struct _MPI2_SGE_TRANS_SIMPLE_UNION
965 {
966     union
967     {
968         MPI2_SGE_SIMPLE_UNION Simple;
969         MPI2_SGE_TRANSACTION_UNION Transaction;
970     } u;
971 } MPI2_SGE_TRANS_SIMPLE_UNION, MPI2_POINTER PTR_MPI2_SGE_TRANS_SIMPLE_UNION,
    unchanged_portion_omitted_
988 Mpi2MpiSgeUnion_t, MPI2_POINTER pMpi2MpiSgeUnion_t;

991 /*****/
992 * MPI SGE field definition and masks
993 *****/

995 /* Flags field bit definitions */

997 #define MPI2_SGE_FLAGS_LAST_ELEMENT (0x80)
998 #define MPI2_SGE_FLAGS_END_OF_BUFFER (0x40)
999 #define MPI2_SGE_FLAGS_ELEMENT_TYPE_MASK (0x30)
1000 #define MPI2_SGE_FLAGS_LOCAL_ADDRESS (0x08)
1001 #define MPI2_SGE_FLAGS_DIRECTION (0x04)
1002 #define MPI2_SGE_FLAGS_ADDRESS_SIZE (0x02)
1003 #define MPI2_SGE_FLAGS_END_OF_LIST (0x01)

1005 #define MPI2_SGE_FLAGS_SHIFT (24)

1007 #define MPI2_SGE_LENGTH_MASK (0x00FFFFFF)
1008 #define MPI2_SGE_CHAIN_LENGTH_MASK (0x0000FFFF)

1010 /* Element Type */

```

```

1012 #define MPI2_SGE_FLAGS_TRANSACTION_ELEMENT (0x00) /* for MPI v2.0 products
1013 #define MPI2_SGE_FLAGS_TRANSACTION_ELEMENT (0x00)
1014 #define MPI2_SGE_FLAGS_SIMPLE_ELEMENT (0x10)
1015 #define MPI2_SGE_FLAGS_CHAIN_ELEMENT (0x30) /* for MPI v2.0 products
1016 #define MPI2_SGE_FLAGS_CHAIN_ELEMENT (0x30)
1017 #define MPI2_SGE_FLAGS_ELEMENT_MASK (0x30)

1017 /* Address location */

1019 #define MPI2_SGE_FLAGS_SYSTEM_ADDRESS (0x00)

1021 /* Direction */

1023 #define MPI2_SGE_FLAGS_IOC_TO_HOST (0x00)
1024 #define MPI2_SGE_FLAGS_HOST_TO_IOC (0x04)

1026 #define MPI2_SGE_FLAGS_DEST (MPI2_SGE_FLAGS_IOC_TO_HOST)
1027 #define MPI2_SGE_FLAGS_SOURCE (MPI2_SGE_FLAGS_HOST_TO_IOC)

1029 /* Address Size */

1031 #define MPI2_SGE_FLAGS_32_BIT_ADDRESSING (0x00)
1032 #define MPI2_SGE_FLAGS_64_BIT_ADDRESSING (0x02)

1034 /* Context Size */

1036 #define MPI2_SGE_FLAGS_32_BIT_CONTEXT (0x00)
1037 #define MPI2_SGE_FLAGS_64_BIT_CONTEXT (0x02)
1038 #define MPI2_SGE_FLAGS_96_BIT_CONTEXT (0x04)
1039 #define MPI2_SGE_FLAGS_128_BIT_CONTEXT (0x06)

1041 #define MPI2_SGE_CHAIN_OFFSET_MASK (0x00FF0000)
1042 #define MPI2_SGE_CHAIN_OFFSET_SHIFT (16)

1044 /******
1045 * MPI SGE operation Macros
1046 *****/

1048 /* SIMPLE FlagsLength manipulations... */
1049 #define MPI2_SGE_SET_FLAGS(f) ((U32)(f) << MPI2_SGE_FLAGS_SHIFT)
1050 #define MPI2_SGE_GET_FLAGS(f) (((f) & ~MPI2_SGE_LENGTH_MASK) >> MPI2_SG
1051 #define MPI2_SGE_LENGTH(f) ((f) & MPI2_SGE_LENGTH_MASK)
1052 #define MPI2_SGE_CHAIN_LENGTH(f) ((f) & MPI2_SGE_CHAIN_LENGTH_MASK)

1054 #define MPI2_SGE_SET_FLAGS_LENGTH(f,l) (MPI2_SGE_SET_FLAGS(f) | MPI2_SGE_LENGTH(
1056 #define MPI2_pSGE_GET_FLAGS(psg) MPI2_SGE_GET_FLAGS((psg)->FlagsLengt
1057 #define MPI2_pSGE_GET_LENGTH(psg) MPI2_SGE_LENGTH((psg)->FlagsLength)
1058 #define MPI2_pSGE_SET_FLAGS_LENGTH(psg,f,l) (psg)->FlagsLength = MPI2_SGE_SET_FL

1060 /* CAUTION - The following are READ-MODIFY-WRITE! */
1061 #define MPI2_pSGE_SET_FLAGS(psg,f) (psg)->FlagsLength |= MPI2_SGE_SET_FLAGS
1062 #define MPI2_pSGE_SET_LENGTH(psg,l) (psg)->FlagsLength |= MPI2_SGE_LENGTH(l)

1064 #define MPI2_GET_CHAIN_OFFSET(x) ((x & MPI2_SGE_CHAIN_OFFSET_MASK) >> MPI2_SG

1067 /******
1068 *
1069 * Fusion-MPT IEEE Scatter Gather Elements
1070 *
1071 *****/

1073 /******
1074 * IEEE Simple Element structures
1075 *****/

```

```

1077 /* MPI2_IEEE_SGE_SIMPLE32 is for MPI v2.0 products only */
1078 typedef struct _MPI2_IEEE_SGE_SIMPLE32
1079 {
1080     U32 Address;
1081     U32 FlagsLength;
1082 } MPI2_IEEE_SGE_SIMPLE32, MPI2_POINTER PTR_MPI2_IEEE_SGE_SIMPLE32,
    unchanged_portion_omitted
1100 Mpi2IeeeSgeSimpleUnion_t, MPI2_POINTER pMpi2IeeeSgeSimpleUnion_t;

1103 /******
1104 * IEEE Chain Element structures
1105 *****/

1107 /* MPI2_IEEE_SGE_CHAIN32 is for MPI v2.0 products only */
1108 typedef MPI2_IEEE_SGE_SIMPLE32 MPI2_IEEE_SGE_CHAIN32;

1110 /* MPI2_IEEE_SGE_CHAIN64 is for MPI v2.0 products only */
1111 typedef MPI2_IEEE_SGE_SIMPLE64 MPI2_IEEE_SGE_CHAIN64;

1113 typedef union _MPI2_IEEE_SGE_CHAIN_UNION
1114 {
1115     MPI2_IEEE_SGE_CHAIN32 Chain32;
1116     MPI2_IEEE_SGE_CHAIN64 Chain64;
1117 } MPI2_IEEE_SGE_CHAIN_UNION, MPI2_POINTER PTR_MPI2_IEEE_SGE_CHAIN_UNION,
1118 Mpi2IeeeSgeChainUnion_t, MPI2_POINTER pMpi2IeeeSgeChainUnion_t;

1120 /* MPI25_IEEE_SGE_CHAIN64 is for MPI v2.5 products only */
1121 typedef struct _MPI25_IEEE_SGE_CHAIN64
1122 {
1123     U64 Address;
1124     U32 Length;
1125     U16 Reserved1;
1126     U8 NextChainOffset;
1127     U8 Flags;
1128 } MPI25_IEEE_SGE_CHAIN64, MPI2_POINTER PTR_MPI25_IEEE_SGE_CHAIN64,
1129 Mpi25IeeeSgeChain64_t, MPI2_POINTER pMpi25IeeeSgeChain64_t;

1132 /******
1133 * All IEEE SGE types union
1134 *****/

1136 /* MPI2_IEEE_SGE_UNION is for MPI v2.0 products only */
1137 typedef struct _MPI2_IEEE_SGE_UNION
1138 {
1139     union
1140     {
1141         MPI2_IEEE_SGE_SIMPLE_UNION Simple;
1142         MPI2_IEEE_SGE_CHAIN_UNION Chain;
1143     } u;
1144 } MPI2_IEEE_SGE_UNION, MPI2_POINTER PTR_MPI2_IEEE_SGE_UNION,
1145 Mpi2IeeeSgeUnion_t, MPI2_POINTER pMpi2IeeeSgeUnion_t;

1148 /******
1149 * IEEE SGE union for IO SGL's
1150 *****/

1152 typedef union _MPI25_SGE_IO_UNION
1153 {
1154     MPI2_IEEE_SGE_SIMPLE64 IeeeSimple;
1155     MPI25_IEEE_SGE_CHAIN64 IeeeChain;
1156 } MPI25_SGE_IO_UNION, MPI2_POINTER PTR_MPI25_SGE_IO_UNION,
1157 Mpi25SGEIOUnion_t, MPI2_POINTER pMpi25SGEIOUnion_t;

```

```

1160 /*****
1161 * IEEE SGE field definitions and masks
1162 *****/

1164 /* Flags field bit definitions */

1166 #define MPI2_IEEE_SGE_FLAGS_ELEMENT_TYPE_MASK    (0x80)
1167 #define MPI25_IEEE_SGE_FLAGS_END_OF_LIST        (0x40)

1169 #define MPI2_IEEE32_SGE_FLAGS_SHIFT              (24)

1171 #define MPI2_IEEE32_SGE_LENGTH_MASK             (0x00FFFFFF)

1173 /* Element Type */

1175 #define MPI2_IEEE_SGE_FLAGS_SIMPLE_ELEMENT      (0x00)
1176 #define MPI2_IEEE_SGE_FLAGS_CHAIN_ELEMENT      (0x80)

1178 /* Data Location Address Space */

1180 #define MPI2_IEEE_SGE_FLAGS_ADDR_MASK          (0x03)
1181 #define MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR        (0x00) /* for MPI v2.0, use in I
1182 #define MPI2_IEEE_SGE_FLAGS_IOCDDR_ADDR        (0x01) /* use in IEEE Simple Ele
1086 #define MPI2_IEEE_SGE_FLAGS_SYSTEM_ADDR        (0x00)
1087 #define MPI2_IEEE_SGE_FLAGS_IOCDDR_ADDR        (0x01)
1183 #define MPI2_IEEE_SGE_FLAGS_IOCPLB_ADDR        (0x02)
1184 #define MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR    (0x03) /* for MPI v2.0, use in I
1185 #define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR (0x03) /* use in MPI v2.0 IEEE C
1186 #define MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPCI_ADDR (MPI2_IEEE_SGE_FLAGS_SYSTEMPLBPC
1089 #define MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR    (0x03)

1188 /*****
1189 * IEEE SGE operation Macros
1190 *****/

1192 /* SIMPLE FlagsLength manipulations... */
1193 #define MPI2_IEEE32_SGE_SET_FLAGS(f)            ((U32)(f) << MPI2_IEEE32_SGE_FLAGS_SHIF
1194 #define MPI2_IEEE32_SGE_GET_FLAGS(f)           (((f) & ~MPI2_IEEE32_SGE_LENGTH_MASK) >
1195 #define MPI2_IEEE32_SGE_LENGTH(f)              ((f) & MPI2_IEEE32_SGE_LENGTH_MASK)

1197 #define MPI2_IEEE32_SGE_SET_FLAGS_LENGTH(f, l)  (MPI2_IEEE32_SGE_SET_FLAGS(f

1199 #define MPI2_IEEE32_pSGE_GET_FLAGS(psg)        MPI2_IEEE32_SGE_GET_FLAGS((p
1200 #define MPI2_IEEE32_pSGE_GET_LENGTH(psg)       MPI2_IEEE32_SGE_LENGTH((psg)
1201 #define MPI2_IEEE32_pSGE_SET_FLAGS_LENGTH(psg,f,l) (psg)->FlagsLength = MPI2_IE

1203 /* CAUTION - The following are READ-MODIFY-WRITE! */
1204 #define MPI2_IEEE32_pSGE_SET_FLAGS(psg,f)      (psg)->FlagsLength |= MPI2_IEEE32_S
1205 #define MPI2_IEEE32_pSGE_SET_LENGTH(psg,l)     (psg)->FlagsLength |= MPI2_IEEE32_S

1209 /*****
1210 *
1211 * Fusion-MPT MPI/IEEE Scatter Gather Unions
1212 *
1213 *****/

1215 typedef union _MPI2_SIMPLE_SGE_UNION
1216 {
1217     MPI2_SGE_SIMPLE_UNION      MpiSimple;
1218     MPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;

```

```

1219 } MPI2_SIMPLE_SGE_UNION, MPI2_POINTER PTR_MPI2_SIMPLE_SGE_UNION,
    unchanged portion omitted
1230     Mpi2SGEIOUnion_t, MPI2_POINTER pMpi2SGEIOUnion_t;

1233 /*****
1234 *
1235 * Values for SGLFlags field, used in many request messages with an SGL
1236 *
1237 *****/

1239 /* values for MPI SGL Data Location Address Space subfield */
1240 #define MPI2_SGLFLAGS_ADDRESS_SPACE_MASK        (0x0C)
1241 #define MPI2_SGLFLAGS_SYSTEM_ADDRESS_SPACE      (0x00)
1242 #define MPI2_SGLFLAGS_IOCDDR_ADDRESS_SPACE      (0x04)
1243 #define MPI2_SGLFLAGS_IOCPLB_ADDRESS_SPACE      (0x08)
1244 #define MPI2_SGLFLAGS_IOCPLBNTA_ADDRESS_SPACE   (0x0C)
1245 /* values for SGL Type subfield */
1246 #define MPI2_SGLFLAGS_SGL_TYPE_MASK             (0x03)
1247 #define MPI2_SGLFLAGS_SGL_TYPE_MPI              (0x00)
1248 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE32          (0x01) /* MPI v2.0 products
1153 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE32          (0x01)
1249 #define MPI2_SGLFLAGS_SGL_TYPE_IEEE64          (0x02)

1252 #endif

```

```

*****
158147 Mon Jun 16 21:18:06 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_cfg.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_cfg.h
51  * Title: MPI Configuration messages and pages
52  * Creation Date: November 10, 2006
53  */
54
55 mpi2_cfg.h Version: 02.00.27
56 mpi2_cfg.h Version: 02.00.12
57
58 NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
59 prefix are for use only on MPI v2.5 products, and must not be used
60 with MPI v2.0 products. Unless otherwise noted, names beginning with
61 MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

85 *      MPI2_CONFIG_PAGE_EXPANDER_0.
86 *      Added SAS Port Page 0.
87 *      Modified structure layout for
88 *      MPI2_CONFIG_PAGE_DRIVER_MAPPING_0.
89 *      06-27-08 02.00.08 Changed MPI2_CONFIG_PAGE_RD_PDISK_1 to use
90 *      MPI2_RAID_PHYS_DISK1_PATH_MAX to size the array.
91 *      10-02-08 02.00.09 Changed MPI2_RAID_PGAD_CONFIGNUM_MASK from 0x0000FFFF
92 *      to 0x000000FF.
93 *      Added two new values for the Physical Disk Coercion Size
94 *      bits in the Flags field of Manufacturing Page 4.
95 *      Added product-specific Manufacturing pages 16 to 31.
96 *      Modified Flags bits for controlling write cache on SATA
97 *      drives in IO Unit Page 1.
98 *      Added new bit to AdditionalControlFlags of SAS IO Unit
99 *      Page 1 to control Invalid Topology Correction.
100 *      Added additional defines for RAID Volume Page 0
101 *      VolumeStatusFlags field.
102 *      Modified meaning of RAID Volume Page 0 VolumeSettings
103 *      define for auto-configure of hot-swap drives.
104 *      Added SupportedPhysDisks field to RAID Volume Page 1 and
105 *      added related defines.
106 *      Added PhysDiskAttributes field (and related defines) to
107 *      RAID Physical Disk Page 0.
108 *      Added MPI2_SAS_PHYINFO_PHY_VACANT define.
109 *      Added three new DiscoveryStatus bits for SAS IO Unit
110 *      Page 0 and SAS Expander Page 0.
111 *      Removed multiplexing information from SAS IO Unit pages.
112 *      Added BootDeviceWaitTime field to SAS IO Unit Page 4.
113 *      Removed Zone Address Resolved bit from PhyInfo and from
114 *      Expander Page 0 Flags field.
115 *      Added two new AccessStatus values to SAS Device Page 0
116 *      for indicating routing problems. Added 3 reserved words
117 *      to this page.
118 *      01-19-09 02.00.10 Fixed defines for GPIOVal field of IO Unit Page 3.
119 *      Inserted missing reserved field into structure for IOC
120 *      Page 6.
121 *      Added more pending task bits to RAID Volume Page 0
122 *      VolumeStatusFlags defines.
123 *      Added MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED define.
124 *      Added a new DiscoveryStatus bit for SAS IO Unit Page 0
125 *      and SAS Expander Page 0 to flag a downstream initiator
126 *      when in simplified routing mode.
127 *      Removed SATA Init Failure defines for DiscoveryStatus
128 *      fields of SAS IO Unit Page 0 and SAS Expander Page 0.
129 *      Added MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED define.
130 *      Added PortGroups, DmaGroup, and ControlGroup fields to
131 *      SAS Device Page 0.
132 *      05-06-09 02.00.11 Added structures and defines for IO Unit Page 5 and IO
133 *      Unit Page 6.
134 *      Added expander reduced functionality data to SAS
135 *      Expander Page 0.
136 *      Added SAS PHY Page 2 and SAS PHY Page 3.
137 *      07-30-09 02.00.12 Added IO Unit Page 7.
138 *      Added new device ids.
139 *      Added SAS IO Unit Page 5.
140 *      Added partial and slumber power management capable flags
141 *      to SAS Device Page 0 Flags field.
142 *      Added PhyInfo defines for power condition.
143 *      Added Ethernet configuration pages.
144 *      10-28-09 02.00.13 Added MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY.
145 *      Added SAS PHY Page 4 structure and defines.
146 *      02-10-10 02.00.14 Modified the comments for the configuration page
147 *      structures that contain an array of data. The host
148 *      should use the "count" field in the page data (e.g. the
149 *      NumPhys field) to determine the number of valid elements
150 *      in the array.

```

```

151 *      Added/modified some MPI2_MFGPAGE_DEVID_SAS defines.
152 *      Added PowerManagementCapabilities to IO Unit Page 7.
153 *      Added PortWidthModGroup field to
154 *      MPI2_SAS_IO_UNITS5_PHY_PM_SETTINGS.
155 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_6 and related defines.
156 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_7 and related defines.
157 *      Added MPI2_CONFIG_PAGE_SASIOUNIT_8 and related defines.
158 *      05-12-10 02.00.15 Added MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT
159 *      define.
160 *      Added MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE define.
161 *      Added MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY define.
162 *      08-11-10 02.00.16 Removed IO Unit Page 1 device path (multi-pathing)
163 *      defines.
164 *      11-10-10 02.00.17 Added ReceptacleID field (replacing Reserved1) to
165 *      MPI2_MANPAGE7_CONNECTOR_INFO and reworked defines for
166 *      the Pinout field.
167 *      Added BoardTemperature and BoardTemperatureUnits fields
168 *      to MPI2_CONFIG_PAGE_IO_UNIT_7.
169 *      Added MPI2_CONFIG_EXTPAGE7_EXT_MANUFACTURING define
170 *      and MPI2_CONFIG_PAGE_EXT_MAN_PS structure.
171 *      02-23-11 02.00.18 Added ProxyVF_ID field to MPI2_CONFIG_REQUEST.
172 *      Added IO Unit Page 8, IO Unit Page 9,
173 *      and IO Unit Page 10.
174 *      Added SASNotifyPrimitiveMasks field to
175 *      MPI2_CONFIG_PAGE_IOC_7.
176 *      03-09-11 02.00.19 Fixed IO Unit Page 10 (to match the spec).
177 *      05-25-11 02.00.20 Cleaned up a few comments.
178 *      08-24-11 02.00.21 Marked the IO Unit Page 7 PowerManagementCapabilities
179 *      for PCIe link as obsolete.
180 *      Added SpinupFlags field containing a Disable Spin-up bit
181 *      to the MPI2_SAS_IOUNIT4_SPINUP_GROUP fields of SAS IO
182 *      Unit Page 4.
183 *      11-18-11 02.00.22 Added define MPI2_IOC6_CAP_FLAGS_4K_SECTORS_SUPPORT.
184 *      Added UEFIVersion field to BIOS Page 1 and defined new
185 *      BiosOptions bits.
186 *      Incorporating additions for MPI v2.5.
187 *      11-27-12 02.00.23 Added MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER.
188 *      Added MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID.
189 *      12-20-12 02.00.24 Marked MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION as
190 *      obsolete for MPI v2.5 and later.
191 *      Added some defines for 12G SAS speeds.
192 *      04-09-13 02.00.25 Added MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK.
193 *      Fixed MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS to
194 *      match the specification.
195 *      08-19-13 02.00.26 Added reserved words to MPI2_CONFIG_PAGE_IO_UNIT_7 for
196 *      future use.
197 *      12-05-13 02.00.27 Added MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL for
198 *      MPI2_CONFIG_PAGE_MAN_7.
199 *      Added EnclosureLevel and ConnectorName fields to
200 *      MPI2_CONFIG_PAGE_SAS_DEV_0.
201 *      Added MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID for
202 *      MPI2_CONFIG_PAGE_SAS_DEV_0.
203 *      Added EnclosureLevel field to
204 *      MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
205 *      Added MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID for
206 *      MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
207 *      -----
208 */

210 #ifndef MPI2_CNFG_H
211 #define MPI2_CNFG_H

213 /*****
214 * Configuration Page Header and defines
215 *****/

```

```

217 /* Config Page Header */
218 typedef struct _MPI2_CONFIG_PAGE_HEADER
219 {
220     U8          PageVersion;          /* 0x00 */
221     U8          PageLength;          /* 0x01 */
222     U8          PageNumber;          /* 0x02 */
223     U8          PageType;            /* 0x03 */
224 } MPI2_CONFIG_PAGE_HEADER, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_HEADER,
    unchanged portion omitted
258     Mpi2ConfigPageExtendedHeaderUnion, MPI2_POINTER pMpi2ConfigPageExtendedHeaderU

261 /* PageType field values */
262 #define MPI2_CONFIG_PAGEATTR_READ_ONLY          (0x00)
263 #define MPI2_CONFIG_PAGEATTR_CHANGEABLE        (0x10)
264 #define MPI2_CONFIG_PAGEATTR_PERSISTENT        (0x20)
265 #define MPI2_CONFIG_PAGEATTR_MASK              (0xF0)

267 #define MPI2_CONFIG_PAGETYPE_IO_UNIT            (0x00)
268 #define MPI2_CONFIG_PAGETYPE_IOC                (0x01)
269 #define MPI2_CONFIG_PAGETYPE_BIOS              (0x02)
270 #define MPI2_CONFIG_PAGETYPE_RAID_VOLUME        (0x08)
271 #define MPI2_CONFIG_PAGETYPE_MANUFACTURING      (0x09)
272 #define MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK     (0x0A)
273 #define MPI2_CONFIG_PAGETYPE_EXTENDED          (0x0F)
274 #define MPI2_CONFIG_PAGETYPE_MASK              (0x0F)

276 #define MPI2_CONFIG_TYPENUM_MASK                (0x0FFF)

279 /* ExtPageType field values */
280 #define MPI2_CONFIG_EXTPAGETYPE_SAS_IO_UNIT      (0x10)
281 #define MPI2_CONFIG_EXTPAGETYPE_SAS_EXPANDER    (0x11)
282 #define MPI2_CONFIG_EXTPAGETYPE_SAS_DEVICE      (0x12)
283 #define MPI2_CONFIG_EXTPAGETYPE_SAS_PHY         (0x13)
284 #define MPI2_CONFIG_EXTPAGETYPE_LOG             (0x14)
285 #define MPI2_CONFIG_EXTPAGETYPE_ENCLOSURE       (0x15)
286 #define MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG     (0x16)
287 #define MPI2_CONFIG_EXTPAGETYPE_DRIVER_MAPPING (0x17)
288 #define MPI2_CONFIG_EXTPAGETYPE_SAS_PORT        (0x18)
289 #define MPI2_CONFIG_EXTPAGETYPE_ETHERNET        (0x19)
290 #define MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING (0x1A)

293 /*****
294 * PageAddress defines
295 *****/

297 /* RAID Volume PageAddress format */
298 #define MPI2_RAID_VOLUME_PGAD_FORM_MASK          (0xF0000000)
299 #define MPI2_RAID_VOLUME_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
300 #define MPI2_RAID_VOLUME_PGAD_FORM_HANDLE        (0x10000000)

302 #define MPI2_RAID_VOLUME_PGAD_HANDLE_MASK        (0x0000FFFF)

305 /* RAID Physical Disk PageAddress format */
306 #define MPI2_PHYSDISK_PGAD_FORM_MASK            (0xF0000000)
307 #define MPI2_PHYSDISK_PGAD_FORM_GET_NEXT_PHYSDISKNUM (0x00000000)
308 #define MPI2_PHYSDISK_PGAD_FORM_PHYSDISKNUM     (0x10000000)
309 #define MPI2_PHYSDISK_PGAD_FORM_DEVHANDLE        (0x20000000)

311 #define MPI2_PHYSDISK_PGAD_PHYSDISKNUM_MASK     (0x000000FF)
312 #define MPI2_PHYSDISK_PGAD_DEVHANDLE_MASK        (0x0000FFFF)

```

```

315 /* SAS Expander PageAddress format */
316 #define MPI2_SAS_EXPAND_PGAD_FORM_MASK          (0xF0000000)
317 #define MPI2_SAS_EXPAND_PGAD_FORM_GET_NEXT_HNDL (0x00000000)
318 #define MPI2_SAS_EXPAND_PGAD_FORM_HNDL_PHY_NUM (0x10000000)
319 #define MPI2_SAS_EXPAND_PGAD_FORM_HNDL        (0x20000000)

321 #define MPI2_SAS_EXPAND_PGAD_HANDLE_MASK        (0x0000FFFF)
322 #define MPI2_SAS_EXPAND_PGAD_PHYNUM_MASK        (0x00FF0000)
323 #define MPI2_SAS_EXPAND_PGAD_PHYNUM_SHIFT       (16)

326 /* SAS Device PageAddress format */
327 #define MPI2_SAS_DEVICE_PGAD_FORM_MASK          (0xF0000000)
328 #define MPI2_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
329 #define MPI2_SAS_DEVICE_PGAD_FORM_HANDLE        (0x20000000)

331 #define MPI2_SAS_DEVICE_PGAD_HANDLE_MASK        (0x0000FFFF)

334 /* SAS PHY PageAddress format */
335 #define MPI2_SAS_PHY_PGAD_FORM_MASK              (0xF0000000)
336 #define MPI2_SAS_PHY_PGAD_FORM_PHY_NUMBER        (0x00000000)
337 #define MPI2_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX     (0x10000000)

339 #define MPI2_SAS_PHY_PGAD_PHY_NUMBER_MASK        (0x000000FF)
340 #define MPI2_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK     (0x0000FFFF)

343 /* SAS Port PageAddress format */
344 #define MPI2_SASPORT_PGAD_FORM_MASK              (0xF0000000)
345 #define MPI2_SASPORT_PGAD_FORM_GET_NEXT_PORT     (0x00000000)
346 #define MPI2_SASPORT_PGAD_FORM_PORT_NUM          (0x10000000)

348 #define MPI2_SASPORT_PGAD_PORTNUMBER_MASK        (0x000000FF)

351 /* SAS Enclosure PageAddress format */
352 #define MPI2_SAS_ENCLOS_PGAD_FORM_MASK            (0xF0000000)
353 #define MPI2_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)
354 #define MPI2_SAS_ENCLOS_PGAD_FORM_HANDLE        (0x10000000)

356 #define MPI2_SAS_ENCLOS_PGAD_HANDLE_MASK        (0x0000FFFF)

359 /* RAID Configuration PageAddress format */
360 #define MPI2_RAID_PGAD_FORM_MASK                  (0xF0000000)
361 #define MPI2_RAID_PGAD_FORM_GET_NEXT_CONFIGNUM   (0x00000000)
362 #define MPI2_RAID_PGAD_FORM_CONFIGNUM            (0x10000000)
363 #define MPI2_RAID_PGAD_FORM_ACTIVE_CONFIG        (0x20000000)

365 #define MPI2_RAID_PGAD_CONFIGNUM_MASK            (0x000000FF)

368 /* Driver Persistent Mapping PageAddress format */
369 #define MPI2_DPM_PGAD_FORM_MASK                  (0xF0000000)
370 #define MPI2_DPM_PGAD_FORM_ENTRY_RANGE           (0x00000000)

372 #define MPI2_DPM_PGAD_ENTRY_COUNT_MASK            (0x0FFF0000)
373 #define MPI2_DPM_PGAD_ENTRY_COUNT_SHIFT          (16)
374 #define MPI2_DPM_PGAD_START_ENTRY_MASK           (0x0000FFFF)

377 /* Ethernet PageAddress format */
378 #define MPI2_ETHERNET_PGAD_FORM_MASK              (0xF0000000)
379 #define MPI2_ETHERNET_PGAD_FORM_IF_NUM           (0x00000000)

```

```
381 #define MPI2_ETHERNET_PGAD_IF_NUMBER_MASK (0x000000FF)

385 /*****
386 * Configuration messages
387 *****/
```

```
389 /* Configuration Request Message */
390 typedef struct _MPI2_CONFIG_REQUEST
391 {
392     U8 Action; /* 0x00 */
393     U8 SGLFlags; /* 0x01 */
394     U8 ChainOffset; /* 0x02 */
395     U8 Function; /* 0x03 */
396     U16 ExtPageLength; /* 0x04 */
397     U8 ExtPageType; /* 0x06 */
398     U8 MsgFlags; /* 0x07 */
399     U8 VP_ID; /* 0x08 */
400     U8 VF_ID; /* 0x09 */
401     U16 Reserved1; /* 0x0A */
402     U8 Reserved2; /* 0x0C */
403     U8 ProxyVF_ID; /* 0x0D */
404     U16 Reserved4; /* 0x0E */
405     U32 Reserved3; /* 0x0C */
406     U32 MPI2_CONFIG_PAGE_HEADER Header; /* 0x14 */
407     U32 PageAddress; /* 0x18 */
408     MPI2_SGE_IO_UNION PageBufferSGE; /* 0x1C */
409 } MPI2_CONFIG_REQUEST, MPI2_POINTER PTR_MPI2_CONFIG_REQUEST,
410 Mpi2ConfigRequest_t, MPI2_POINTER pMpi2ConfigRequest_t;
```

```
412 /* values for the Action field */
413 #define MPI2_CONFIG_ACTION_PAGE_HEADER (0x00)
414 #define MPI2_CONFIG_ACTION_PAGE_READ_CURRENT (0x01)
415 #define MPI2_CONFIG_ACTION_PAGE_WRITE_CURRENT (0x02)
416 #define MPI2_CONFIG_ACTION_PAGE_DEFAULT (0x03)
417 #define MPI2_CONFIG_ACTION_PAGE_WRITE_NVRAM (0x04)
418 #define MPI2_CONFIG_ACTION_PAGE_READ_DEFAULT (0x05)
419 #define MPI2_CONFIG_ACTION_PAGE_READ_NVRAM (0x06)
420 #define MPI2_CONFIG_ACTION_PAGE_GET_CHANGEABLE (0x07)
```

```
422 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */
367 /* values for SGLFlags field are in the SGL section of mpi2.h */
```

```
425 /* Config Reply Message */
426 typedef struct _MPI2_CONFIG_REPLY
427 {
428     U8 Action; /* 0x00 */
429     U8 SGLFlags; /* 0x01 */
430     U8 MsgLength; /* 0x02 */
431     U8 Function; /* 0x03 */
432     U16 ExtPageLength; /* 0x04 */
433     U8 ExtPageType; /* 0x06 */
434     U8 MsgFlags; /* 0x07 */
435     U8 VP_ID; /* 0x08 */
436     U8 VF_ID; /* 0x09 */
437     U16 Reserved1; /* 0x0A */
438     U16 Reserved2; /* 0x0C */
439     U16 IOCStatus; /* 0x0E */
440     U32 IOCLogInfo; /* 0x10 */
441     MPI2_CONFIG_PAGE_HEADER Header; /* 0x14 */
442 } MPI2_CONFIG_REPLY, MPI2_POINTER PTR_MPI2_CONFIG_REPLY,
443 Mpi2ConfigReply_t, MPI2_POINTER pMpi2ConfigReply_t;
```

```
447 /*****
448 *
449 * Configuration Pages
450 *
451 *****/
```

```
453 /*****
454 * Manufacturing Config pages
455 *****/
```

```
457 #define MPI2_MFGPAGE_VENDORID_LSI (0x1000)

459 /* MPI v2.0 SAS products */
404 /* SAS */
460 #define MPI2_MFGPAGE_DEVID_SAS2004 (0x0070)
461 #define MPI2_MFGPAGE_DEVID_SAS2008 (0x0072)
462 #define MPI2_MFGPAGE_DEVID_SAS2108_1 (0x0074)
463 #define MPI2_MFGPAGE_DEVID_SAS2108_2 (0x0076)
464 #define MPI2_MFGPAGE_DEVID_SAS2108_3 (0x0077)
465 #define MPI2_MFGPAGE_DEVID_SAS2116_1 (0x0064)
466 #define MPI2_MFGPAGE_DEVID_SAS2116_2 (0x0065)
```

```
468 #define MPI2_MFGPAGE_DEVID_SSS6200 (0x007E)

470 #define MPI2_MFGPAGE_DEVID_SAS2208_1 (0x0080)
471 #define MPI2_MFGPAGE_DEVID_SAS2208_2 (0x0081)
472 #define MPI2_MFGPAGE_DEVID_SAS2208_3 (0x0082)
473 #define MPI2_MFGPAGE_DEVID_SAS2208_4 (0x0083)
474 #define MPI2_MFGPAGE_DEVID_SAS2208_5 (0x0084)
475 #define MPI2_MFGPAGE_DEVID_SAS2208_6 (0x0085)
476 #define MPI2_MFGPAGE_DEVID_SAS2308_1 (0x0086)
477 #define MPI2_MFGPAGE_DEVID_SAS2308_2 (0x0087)
478 #define MPI2_MFGPAGE_DEVID_SAS2308_3 (0x008E)
419 #define MPI2_MFGPAGE_DEVID_SAS2208_7 (0x0086)
420 #define MPI2_MFGPAGE_DEVID_SAS2208_8 (0x0087)
```

```
480 /* MPI v2.5 SAS products */
481 #define MPI25_MFGPAGE_DEVID_SAS3004 (0x0096)
482 #define MPI25_MFGPAGE_DEVID_SAS3008 (0x0097)
483 #define MPI25_MFGPAGE_DEVID_SAS3108_1 (0x0090)
484 #define MPI25_MFGPAGE_DEVID_SAS3108_2 (0x0091)
485 #define MPI25_MFGPAGE_DEVID_SAS3108_5 (0x0094)
486 #define MPI25_MFGPAGE_DEVID_SAS3108_6 (0x0095)
```

```
491 /* Manufacturing Page 0 */
```

```
493 typedef struct _MPI2_CONFIG_PAGE_MAN_0
494 {
495     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
496     U8 ChipName[16]; /* 0x04 */
497     U8 ChipRevision[8]; /* 0x14 */
498     U8 BoardName[16]; /* 0x1C */
499     U8 BoardAssembly[16]; /* 0x2C */
500     U8 BoardTracerNumber[16]; /* 0x3C */
501 } MPI2_CONFIG_PAGE_MAN_0,
unchanged_portion_omitted
```

```
616 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_MAN_4,
617 Mpi2ManufacturingPage4_t, MPI2_POINTER pMpi2ManufacturingPage4_t;
```

```
619 #define MPI2_MANUFACTURING4_PAGEVERSION (0x0A)
```

```

621 /* Manufacturing Page 4 Flags field */
622 #define MPI2_MANPAGE4_METADATA_SIZE_MASK (0x00030000)
623 #define MPI2_MANPAGE4_METADATA_512MB (0x00000000)

625 #define MPI2_MANPAGE4_MIX_SSD_SAS_SATA (0x00008000)
626 #define MPI2_MANPAGE4_MIX_SSD_AND_NON_SSD (0x00004000)
627 #define MPI2_MANPAGE4_HIDE_PHYSDISK_NON_IR (0x00002000)

629 #define MPI2_MANPAGE4_MASK_PHYSDISK_COERCION (0x00001C00)
630 #define MPI2_MANPAGE4_PHYSDISK_COERCION_1GB (0x00000000)
631 #define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION (0x00000400)
632 #define MPI2_MANPAGE4_PHYSDISK_ADAPTIVE_COERCION (0x00000800)
633 #define MPI2_MANPAGE4_PHYSDISK_ZERO_COERCION (0x00000C00)

635 #define MPI2_MANPAGE4_MASK_BAD_BLOCK_MARKING (0x00000300)
636 #define MPI2_MANPAGE4_DEFAULT_BAD_BLOCK_MARKING (0x00000000)
637 #define MPI2_MANPAGE4_TABLE_BAD_BLOCK_MARKING (0x00000100)
638 #define MPI2_MANPAGE4_WRITE_LONG_BAD_BLOCK_MARKING (0x00000200)

640 #define MPI2_MANPAGE4_FORCE_OFFLINE_FAILOVER (0x00000080)
641 #define MPI2_MANPAGE4_RAID10_DISABLE (0x00000040)
642 #define MPI2_MANPAGE4_RAID1E_DISABLE (0x00000020)
643 #define MPI2_MANPAGE4_RAID1_DISABLE (0x00000010)
644 #define MPI2_MANPAGE4_RAID0_DISABLE (0x00000008)
645 #define MPI2_MANPAGE4_IR_MODEPAGE8_DISABLE (0x00000004)
646 #define MPI2_MANPAGE4_IM_RESYNC_CACHE_ENABLE (0x00000002)
647 #define MPI2_MANPAGE4_IR_NO_MIX_SAS_SATA (0x00000001)

650 /* Manufacturing Page 5 */

652 /*
653 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
654 * one and check the value returned for NumPhys at runtime.
655 * one and check Header.PageLength or NumPhys at runtime.
656 */
656 #ifndef MPI2_MAN_PAGE_5_PHY_ENTRIES
657 #define MPI2_MAN_PAGE_5_PHY_ENTRIES (1)
658 #endif

660 typedef struct _MPI2_MANUFACTURING5_ENTRY
661 {
662     U64 WWID; /* 0x00 */
663     U64 DeviceName; /* 0x08 */
664 } MPI2_MANUFACTURING5_ENTRY, MPI2_POINTER_PTR_MPI2_MANUFACTURING5_ENTRY,
unchanged portion omitted
690 MPI2_POINTER_PTR_MPI2_CONFIG_PAGE_MAN_6,
691 Mpi2ManufacturingPage6_t, MPI2_POINTER pMpi2ManufacturingPage6_t;

693 #define MPI2_MANUFACTURING6_PAGEVERSION (0x00)

696 /* Manufacturing Page 7 */

698 typedef struct _MPI2_MANPAGE7_CONNECTOR_INFO
699 {
700     U32 Pinout; /* 0x00 */
701     U8 Connector[16]; /* 0x04 */
702     U8 Location; /* 0x14 */
703     U8 ReceptacleID; /* 0x15 */
704     U8 Reserved1; /* 0x15 */
705     U16 Slot; /* 0x16 */
706     U32 Reserved2; /* 0x18 */
707 } MPI2_MANPAGE7_CONNECTOR_INFO, MPI2_POINTER_PTR_MPI2_MANPAGE7_CONNECTOR_INFO,
Mpi2ManPage7ConnectorInfo_t, MPI2_POINTER pMpi2ManPage7ConnectorInfo_t;

```

```

709 /* defines for the Pinout field */
710 #define MPI2_MANPAGE7_PINOUT_LANE_MASK (0x0000FF00)
711 #define MPI2_MANPAGE7_PINOUT_LANE_SHIFT (8)
712 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L4 (0x00080000)
713 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L3 (0x00040000)
714 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L2 (0x00020000)
715 #define MPI2_MANPAGE7_PINOUT_SFF_8484_L1 (0x00010000)
716 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L4 (0x00008000)
717 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L3 (0x00004000)
718 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L2 (0x00002000)
719 #define MPI2_MANPAGE7_PINOUT_SFF_8470_L1 (0x00001000)
720 #define MPI2_MANPAGE7_PINOUT_SFF_8482 (0x00000002)
721 #define MPI2_MANPAGE7_PINOUT_CONNECTION_UNKNOWN (0x00000001)

723 #define MPI2_MANPAGE7_PINOUT_TYPE_MASK (0x000000FF)
724 #define MPI2_MANPAGE7_PINOUT_TYPE_UNKNOWN (0x00)
725 #define MPI2_MANPAGE7_PINOUT_SATA_SINGLE (0x01)
726 #define MPI2_MANPAGE7_PINOUT_SFF_8482 (0x02)
727 #define MPI2_MANPAGE7_PINOUT_SFF_8486 (0x03)
728 #define MPI2_MANPAGE7_PINOUT_SFF_8484 (0x04)
729 #define MPI2_MANPAGE7_PINOUT_SFF_8087 (0x05)
730 #define MPI2_MANPAGE7_PINOUT_SFF_8643_4I (0x06)
731 #define MPI2_MANPAGE7_PINOUT_SFF_8643_8I (0x07)
732 #define MPI2_MANPAGE7_PINOUT_SFF_8470 (0x08)
733 #define MPI2_MANPAGE7_PINOUT_SFF_8088 (0x09)
734 #define MPI2_MANPAGE7_PINOUT_SFF_8644_4X (0x0A)
735 #define MPI2_MANPAGE7_PINOUT_SFF_8644_8X (0x0B)
736 #define MPI2_MANPAGE7_PINOUT_SFF_8644_16X (0x0C)
737 #define MPI2_MANPAGE7_PINOUT_SFF_8436 (0x0D)

739 /* defines for the Location field */
740 #define MPI2_MANPAGE7_LOCATION_UNKNOWN (0x01)
741 #define MPI2_MANPAGE7_LOCATION_INTERNAL (0x02)
742 #define MPI2_MANPAGE7_LOCATION_EXTERNAL (0x04)
743 #define MPI2_MANPAGE7_LOCATION_SWITCHABLE (0x08)
744 #define MPI2_MANPAGE7_LOCATION_AUTO (0x10)
745 #define MPI2_MANPAGE7_LOCATION_NOT_PRESENT (0x20)
746 #define MPI2_MANPAGE7_LOCATION_NOT_CONNECTED (0x80)

748 /*
749 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
750 * one and check the value returned for NumPhys at runtime.
751 * one and check NumPhys at runtime.
752 */
752 #ifndef MPI2_MANPAGE7_CONNECTOR_INFO_MAX
753 #define MPI2_MANPAGE7_CONNECTOR_INFO_MAX (1)
754 #endif

756 typedef struct _MPI2_CONFIG_PAGE_MAN_7
757 {
758     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
759     U32 Reserved1; /* 0x04 */
760     U32 Reserved2; /* 0x08 */
761     U32 Flags; /* 0x0C */
762     U8 EnclosureName[16]; /* 0x10 */
763     U8 NumPhys; /* 0x20 */
764     U8 Reserved3; /* 0x21 */
765     U16 Reserved4; /* 0x22 */
766     MPI2_MANPAGE7_CONNECTOR_INFO ConnectorInfo[MPI2_MANPAGE7_CONNECTOR_INFO_M
767 } MPI2_CONFIG_PAGE_MAN_7,
758 MPI2_POINTER_PTR_MPI2_CONFIG_PAGE_MAN_7,
759 Mpi2ManufacturingPage7_t, MPI2_POINTER pMpi2ManufacturingPage7_t;

761 #define MPI2_MANUFACTURING7_PAGEVERSION (0x01)
685 #define MPI2_MANUFACTURING7_PAGEVERSION (0x00)

```

```

763 /* defines for the Flags field */
764 #define MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL      (0x00000008)
765 #define MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER   (0x00000002)
766 #define MPI2_MANPAGE7_FLAG_USE_SLOT_INFO             (0x00000001)

769 /*
770 * Generic structure to use for product-specific manufacturing pages
771 * (currently Manufacturing Page 8 through Manufacturing Page 31).
772 */

774 typedef struct _MPI2_CONFIG_PAGE_MAN_PS
775 {
776     MPI2_CONFIG_PAGE_HEADER    Header;          /* 0x00 */
777     U32                        ProductSpecificInfo; /* 0x04 */
778 } MPI2_CONFIG_PAGE_MAN_PS,
unchanged portion omitted
833     Mpi2IOUnitPage1_t, MPI2_POINTER pMpi2IOUnitPage1_t;

835 #define MPI2_IOUNITPAGE1_PAGEVERSION                (0x04)

837 /* IO Unit Page 1 Flags defines */
838 #define MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK    (0x00004000)
839 #define MPI25_IOUNITPAGE1_NEW_DEVICE_FAST_PATH_DISABLE (0x00002000)
840 #define MPI25_IOUNITPAGE1_DISABLE_FAST_PATH         (0x00001000)
841 #define MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY (0x00000800)
842 #define MPI2_IOUNITPAGE1_MASK_SATA_WRITE_CACHE      (0x00000600)
843 #define MPI2_IOUNITPAGE1_SATA_WRITE_CACHE_SHIFT     (9)
844 #define MPI2_IOUNITPAGE1_ENABLE_SATA_WRITE_CACHE    (0x00000000)
845 #define MPI2_IOUNITPAGE1_DISABLE_SATA_WRITE_CACHE   (0x00000200)
846 #define MPI2_IOUNITPAGE1_UNCHANGED_SATA_WRITE_CACHE (0x00000400)
847 #define MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE  (0x00000100)
848 #define MPI2_IOUNITPAGE1_DISABLE_IR                 (0x00000040)
849 #define MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING (0x00000020)
850 #define MPI2_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID    (0x00000004)
768 #define MPI2_IOUNITPAGE1_MULTI_PATHING              (0x00000002)
769 #define MPI2_IOUNITPAGE1_SINGLE_PATHING             (0x00000000)

853 /* IO Unit Page 3 */

855 /*
856 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
857 * one and check the value returned for GPIOCount at runtime.
858 * one and check Header.PageLength at runtime.
859 */
859 #ifndef MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX
860 #define MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX            (1)
861 #endif

863 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_3
864 {
865     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
866     U8                        GPIOCount;     /* 0x04 */
867     U8                        Reserved1;     /* 0x05 */
868     U16                       Reserved2;     /* 0x06 */
869     U16                       GPIOVal[MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX]; /* 0x08 */
870 } MPI2_CONFIG_PAGE_IO_UNIT_3, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_3,
871     Mpi2IOUnitPage3_t, MPI2_POINTER pMpi2IOUnitPage3_t;

873 #define MPI2_IOUNITPAGE3_PAGEVERSION                (0x01)

875 /* defines for IO Unit Page 3 GPIOVal field */
876 #define MPI2_IOUNITPAGE3_GPIO_FUNCTION_MASK         (0xFFFFC)
877 #define MPI2_IOUNITPAGE3_GPIO_FUNCTION_SHIFT       (2)
878 #define MPI2_IOUNITPAGE3_GPIO_SETTING_OFF          (0x0000)

```

```

879 #define MPI2_IOUNITPAGE3_GPIO_SETTING_ON           (0x0001)

882 /* IO Unit Page 5 */

884 /*
885 * Upper layer code (drivers, utilities, etc.) should leave this define set to
886 * one and check the value returned for NumDmaEngines at runtime.
887 * one and check Header.PageLength or NumDmaEngines at runtime.
888 */
888 #ifndef MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES
889 #define MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES         (1)
890 #endif

892 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_5
893 {
894     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
895     U64                        RaidAcceleratorBufferBaseAddress; /* 0x04 */
896     U64                        RaidAcceleratorBufferSize;        /* 0x0C */
897     U64                        RaidAcceleratorControlBaseAddress; /* 0x14 */
898     U8                         RAControlSize;                    /* 0x1C */
899     U8                         NumDmaEngines;                    /* 0x1D */
900     U8                         RAMinControlSize;                 /* 0x1E */
901     U8                         RAMaxControlSize;                 /* 0x1F */
902     U32                        Reserved1;                         /* 0x20 */
903     U32                        Reserved2;                         /* 0x24 */
904     U32                        Reserved3;                         /* 0x28 */
905     U32                        DmaEngineCapabilities[MPI2_IOUNITPAGE5_DMAENGINE_ENT
906 } MPI2_CONFIG_PAGE_IO_UNIT_5, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_5,
907     Mpi2IOUnitPage5_t, MPI2_POINTER pMpi2IOUnitPage5_t;

909 #define MPI2_IOUNITPAGE5_PAGEVERSION                (0x00)

911 /* defines for IO Unit Page 5 DmaEngineCapabilities field */
912 #define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS (0xFFFF0000)
931 #define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS (0xFF00)
913 #define MPI2_IOUNITPAGE5_DMA_CAP_SHIFT_MAX_REQUESTS (16)

915 #define MPI2_IOUNITPAGE5_DMA_CAP_EEDP              (0x0008)
916 #define MPI2_IOUNITPAGE5_DMA_CAP_PARITY_GENERATION (0x0004)
917 #define MPI2_IOUNITPAGE5_DMA_CAP_HASHING           (0x0002)
918 #define MPI2_IOUNITPAGE5_DMA_CAP_ENCRYPTION        (0x0001)

921 /* IO Unit Page 6 */

923 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_6
924 {
925     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
926     U16                       Flags;          /* 0x04 */
927     U8                         RAHostControlSize; /* 0x06 */
928     U8                         Reserved0;         /* 0x07 */
929     U64                        RaidAcceleratorHostControlBaseAddress; /* 0x08 */
930     U32                        Reserved1;         /* 0x10 */
931     U32                        Reserved2;         /* 0x14 */
932     U32                        Reserved3;         /* 0x18 */
933 } MPI2_CONFIG_PAGE_IO_UNIT_6, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_6,
934     Mpi2IOUnitPage6_t, MPI2_POINTER pMpi2IOUnitPage6_t;

936 #define MPI2_IOUNITPAGE6_PAGEVERSION                (0x00)

938 /* defines for IO Unit Page 6 Flags field */
939 #define MPI2_IOUNITPAGE6_FLAGS_ENABLE_RAID_ACCELERATOR (0x0001)

942 /* IO Unit Page 7 */

```

```

944 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_7
945 {
946     MPI2_CONFIG_PAGE_HEADER Header;           /* 0x00 */
947     U8 CurrentPowerMode;                     /* 0x04 */
948     U8 PreviousPowerMode;                   /* 0x05 */
949     U16 Reserved1;                          /* 0x04 */
950     U8 PCIEWidth;                           /* 0x06 */
951     U8 PCIESpeed;                           /* 0x07 */
952     U32 ProcessorState;                     /* 0x08 */
953     U32 PowerManagementCapabilities;        /* 0x0C */
954     U16 Reserved2;                          /* 0x0C */
955     U8 IOCTemperature;                      /* 0x10 */
956     U8 IOCTemperatureUnits;                /* 0x12 */
957     U8 IOCSpeed;                           /* 0x13 */
958     U16 BoardTemperature;                  /* 0x14 */
959     U8 BoardTemperatureUnits;              /* 0x16 */
960     U8 Reserved3;                          /* 0x17 */
961     U32 Reserved4;                         /* 0x18 */
962     U32 Reserved5;                         /* 0x1C */
963     U32 Reserved6;                         /* 0x20 */
964     U32 Reserved7;                         /* 0x24 */
965     U32 Reserved8;                         /* 0x28 */
966 } MPI2_CONFIG_PAGE_IO_UNIT_7, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_7,
967     Mpi2IOUnitPage7_t, MPI2_POINTER pMpi2IOUnitPage7_t;

966 #define MPI2_IOUNITPAGE7_PAGEVERSION      (0x04)
967 #define MPI2_IOUNITPAGE7_PAGEVERSION      (0x00)

968 /* defines for IO Unit Page 7 CurrentPowerMode and PreviousPowerMode fields */
969 #define MPI25_IOUNITPAGE7_PM_INIT_MASK    (0xC0)
970 #define MPI25_IOUNITPAGE7_PM_INIT_UNAVAILABLE (0x00)
971 #define MPI25_IOUNITPAGE7_PM_INIT_HOST    (0x40)
972 #define MPI25_IOUNITPAGE7_PM_INIT_IO_UNIT (0x80)
973 #define MPI25_IOUNITPAGE7_PM_INIT_PCIE_DPA (0xC0)

974 #define MPI25_IOUNITPAGE7_PM_MODE_MASK    (0x07)
975 #define MPI25_IOUNITPAGE7_PM_MODE_UNAVAILABLE (0x00)
976 #define MPI25_IOUNITPAGE7_PM_MODE_UNKNOWN (0x01)
977 #define MPI25_IOUNITPAGE7_PM_MODE_FULL_POWER (0x04)
978 #define MPI25_IOUNITPAGE7_PM_MODE_REDUCED_POWER (0x05)
979 #define MPI25_IOUNITPAGE7_PM_MODE_STANDBY (0x06)

980 #define MPI25_IOUNITPAGE7_PM_MODE_STANDBY (0x06)

983 /* defines for IO Unit Page 7 PCIEWidth field */
984 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X1    (0x01)
985 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X2    (0x02)
986 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X4    (0x04)
987 #define MPI2_IOUNITPAGE7_PCIE_WIDTH_X8    (0x08)

989 /* defines for IO Unit Page 7 PCIESpeed field */
990 #define MPI2_IOUNITPAGE7_PCIE_SPEED_2_5_GBPS (0x00)
991 #define MPI2_IOUNITPAGE7_PCIE_SPEED_5_0_GBPS (0x01)
992 #define MPI2_IOUNITPAGE7_PCIE_SPEED_8_0_GBPS (0x02)

994 /* defines for IO Unit Page 7 ProcessorState field */
995 #define MPI2_IOUNITPAGE7_PSTATE_MASK_SECOND (0x0000000F)
996 #define MPI2_IOUNITPAGE7_PSTATE_SHIFT_SECOND (0)

998 #define MPI2_IOUNITPAGE7_PSTATE_NOT_PRESENT (0x00)
999 #define MPI2_IOUNITPAGE7_PSTATE_DISABLED (0x01)
1000 #define MPI2_IOUNITPAGE7_PSTATE_ENABLED (0x02)

1002 /* defines for IO Unit Page 7 PowerManagementCapabilities field */
1003 #define MPI25_IOUNITPAGE7_PMCAP_DPA_FULL_PWR_MODE (0x00400000)
1004 #define MPI25_IOUNITPAGE7_PMCAP_DPA_REDUCED_PWR_MODE (0x00200000)

```

```

1005 #define MPI25_IOUNITPAGE7_PMCAP_DPA_STANDBY_MODE (0x00100000)
1006 #define MPI25_IOUNITPAGE7_PMCAP_HOST_FULL_PWR_MODE (0x00040000)
1007 #define MPI25_IOUNITPAGE7_PMCAP_HOST_REDUCED_PWR_MODE (0x00020000)
1008 #define MPI25_IOUNITPAGE7_PMCAP_HOST_STANDBY_MODE (0x00010000)
1009 #define MPI25_IOUNITPAGE7_PMCAP_IO_FULL_PWR_MODE (0x00004000)
1010 #define MPI25_IOUNITPAGE7_PMCAP_IO_REDUCED_PWR_MODE (0x00002000)
1011 #define MPI25_IOUNITPAGE7_PMCAP_IO_STANDBY_MODE (0x00001000)
1012 #define MPI2_IOUNITPAGE7_PMCAP_HOST_12_5_PCT_IOCSPD (0x00000400)
1013 #define MPI2_IOUNITPAGE7_PMCAP_HOST_25_0_PCT_IOCSPD (0x00000200)
1014 #define MPI2_IOUNITPAGE7_PMCAP_HOST_50_0_PCT_IOCSPD (0x00000100)
1015 #define MPI25_IOUNITPAGE7_PMCAP_IO_12_5_PCT_IOCSPD (0x00000040)
1016 #define MPI25_IOUNITPAGE7_PMCAP_IO_25_0_PCT_IOCSPD (0x00000020)
1017 #define MPI25_IOUNITPAGE7_PMCAP_IO_50_0_PCT_IOCSPD (0x00000010)
1018 #define MPI2_IOUNITPAGE7_PMCAP_HOST_WIDTH_CHANGE_PCIE (0x00000008) /* obsolete */
1019 #define MPI2_IOUNITPAGE7_PMCAP_HOST_SPEED_CHANGE_PCIE (0x00000004) /* obsolete */
1020 #define MPI25_IOUNITPAGE7_PMCAP_IO_WIDTH_CHANGE_PCIE (0x00000002) /* obsolete */
1021 #define MPI25_IOUNITPAGE7_PMCAP_IO_SPEED_CHANGE_PCIE (0x00000001) /* obsolete */

1023 /* obsolete names for the PowerManagementCapabilities bits (above) */
1024 #define MPI2_IOUNITPAGE7_PMCAP_12_5_PCT_IOCSPD (0x00000400)
1025 #define MPI2_IOUNITPAGE7_PMCAP_25_0_PCT_IOCSPD (0x00000200)
1026 #define MPI2_IOUNITPAGE7_PMCAP_50_0_PCT_IOCSPD (0x00000100)
1027 #define MPI2_IOUNITPAGE7_PMCAP_PCIE_WIDTH_CHANGE (0x00000008) /* obsolete */
1028 #define MPI2_IOUNITPAGE7_PMCAP_PCIE_SPEED_CHANGE (0x00000004) /* obsolete */

1031 /* defines for IO Unit Page 7 IOCTemperatureUnits field */
1032 #define MPI2_IOUNITPAGE7_IOC_TEMP_NOT_PRESENT (0x00)
1033 #define MPI2_IOUNITPAGE7_IOC_TEMP_FAHRENHEIT (0x01)
1034 #define MPI2_IOUNITPAGE7_IOC_TEMP_CELSIUS (0x02)

1036 /* defines for IO Unit Page 7 IOCSpeed field */
1037 #define MPI2_IOUNITPAGE7_IOC_SPEED_FULL (0x01)
1038 #define MPI2_IOUNITPAGE7_IOC_SPEED_HALF (0x02)
1039 #define MPI2_IOUNITPAGE7_IOC_SPEED_QUARTER (0x04)
1040 #define MPI2_IOUNITPAGE7_IOC_SPEED_EIGHTH (0x08)

1042 /* defines for IO Unit Page 7 BoardTemperatureUnits field */
1043 #define MPI2_IOUNITPAGE7_BOARD_TEMP_NOT_PRESENT (0x00)
1044 #define MPI2_IOUNITPAGE7_BOARD_TEMP_FAHRENHEIT (0x01)
1045 #define MPI2_IOUNITPAGE7_BOARD_TEMP_CELSIUS (0x02)

1048 /* IO Unit Page 8 */

1050 #define MPI2_IOUNIT8_NUM_THRESHOLDS (4)

1052 typedef struct _MPI2_IOUNIT8_SENSOR
1053 {
1054     U16 Flags; /* 0x00 */
1055     U16 Reserved1; /* 0x02 */
1056     U16 Threshold[MPI2_IOUNIT8_NUM_THRESHOLDS]; /* 0x04 */
1057     U32 Reserved2; /* 0x0C */
1058     U32 Reserved3; /* 0x10 */
1059     U32 Reserved4; /* 0x14 */
1060 } MPI2_IOUNIT8_SENSOR, MPI2_POINTER PTR_MPI2_IOUNIT8_SENSOR,
1061     Mpi2IOUnit8Sensor_t, MPI2_POINTER pMpi2IOUnit8Sensor_t;

1063 /* defines for IO Unit Page 8 Sensor Flags field */
1064 #define MPI2_IOUNIT8_SENSOR_FLAGS_T3_ENABLE (0x0008)
1065 #define MPI2_IOUNIT8_SENSOR_FLAGS_T2_ENABLE (0x0004)
1066 #define MPI2_IOUNIT8_SENSOR_FLAGS_T1_ENABLE (0x0002)
1067 #define MPI2_IOUNIT8_SENSOR_FLAGS_T0_ENABLE (0x0001)

1069 /*
1070 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to

```

```

1071 * one and check the value returned for NumSensors at runtime.
1072 */
1073 #ifndef MPI2_IOUNITPAGE8_SENSOR_ENTRIES
1074 #define MPI2_IOUNITPAGE8_SENSOR_ENTRIES (1)
1075 #endif

1077 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_8
1078 {
1079     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1080     U32 Reserved1;                          /* 0x04 */
1081     U32 Reserved2;                          /* 0x08 */
1082     U8 NumSensors;                          /* 0x0C */
1083     U8 PollingInterval;                     /* 0x0D */
1084     U16 Reserved3;                          /* 0x0E */
1085     MPI2_IUNIT8_SENSOR Sensor[MPI2_IOUNITPAGE8_SENSOR_ENTRIES]; /* 0x10 */
1086 } MPI2_CONFIG_PAGE_IO_UNIT_8, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_8,
1087   Mpi2IOUnitPage8_t, MPI2_POINTER pMpi2IOUnitPage8_t;

1089 #define MPI2_IOUNITPAGE8_PAGEVERSION (0x00)

1092 /* IO Unit Page 9 */

1094 typedef struct _MPI2_IUNIT9_SENSOR
1095 {
1096     U16 CurrentTemperature;                 /* 0x00 */
1097     U16 Reserved1;                         /* 0x02 */
1098     U8 Flags;                              /* 0x04 */
1099     U8 Reserved2;                          /* 0x05 */
1100     U16 Reserved3;                         /* 0x06 */
1101     U32 Reserved4;                         /* 0x08 */
1102     U32 Reserved5;                         /* 0x0C */
1103 } MPI2_IUNIT9_SENSOR, MPI2_POINTER PTR_MPI2_IUNIT9_SENSOR,
1104   Mpi2IOUnit9Sensor_t, MPI2_POINTER pMpi2IOUnit9Sensor_t;

1106 /* defines for IO Unit Page 9 Sensor Flags field */
1107 #define MPI2_IUNIT9_SENSOR_FLAGS_TEMP_VALID (0x01)

1109 /*
1110 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1111 * one and check the value returned for NumSensors at runtime.
1112 */
1113 #ifndef MPI2_IOUNITPAGE9_SENSOR_ENTRIES
1114 #define MPI2_IOUNITPAGE9_SENSOR_ENTRIES (1)
1115 #endif

1117 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_9
1118 {
1119     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1120     U32 Reserved1;                          /* 0x04 */
1121     U32 Reserved2;                          /* 0x08 */
1122     U8 NumSensors;                          /* 0x0C */
1123     U8 Reserved4;                           /* 0x0D */
1124     U16 Reserved3;                          /* 0x0E */
1125     MPI2_IUNIT9_SENSOR Sensor[MPI2_IOUNITPAGE9_SENSOR_ENTRIES]; /* 0x10 */
1126 } MPI2_CONFIG_PAGE_IO_UNIT_9, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_9,
1127   Mpi2IOUnitPage9_t, MPI2_POINTER pMpi2IOUnitPage9_t;

1129 #define MPI2_IOUNITPAGE9_PAGEVERSION (0x00)

1132 /* IO Unit Page 10 */

1134 typedef struct _MPI2_IUNIT10_FUNCTION
1135 {
1136     U8 CreditPercent;                       /* 0x00 */

```

```

1137     U8 Reserved1;                          /* 0x01 */
1138     U16 Reserved2;                          /* 0x02 */
1139 } MPI2_IUNIT10_FUNCTION, MPI2_POINTER PTR_MPI2_IUNIT10_FUNCTION,
1140   Mpi2IOUnit10Function_t, MPI2_POINTER pMpi2IOUnit10Function_t;

1142 /*
1143 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1144 * one and check the value returned for NumFunctions at runtime.
1145 */
1146 #ifndef MPI2_IOUNITPAGE10_FUNCTION_ENTRIES
1147 #define MPI2_IOUNITPAGE10_FUNCTION_ENTRIES (1)
1148 #endif

1150 typedef struct _MPI2_CONFIG_PAGE_IO_UNIT_10
1151 {
1152     MPI2_CONFIG_PAGE_HEADER Header;          /* 0 */
1153     U8 NumFunctions;                        /* 0 */
1154     U8 Reserved1;                           /* 0 */
1155     U16 Reserved2;                          /* 0 */
1156     U32 Reserved3;                          /* 0 */
1157     U32 Reserved4;                          /* 0 */
1158     MPI2_IUNIT10_FUNCTION Function[MPI2_IOUNITPAGE10_FUNCTION_ENTRIES]; /* 0 */
1159 } MPI2_CONFIG_PAGE_IO_UNIT_10, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IO_UNIT_10,
1160   Mpi2IOUnitPage10_t, MPI2_POINTER pMpi2IOUnitPage10_t;

1162 #define MPI2_IOUNITPAGE10_PAGEVERSION (0x01)

1166 /*****
1167 * IOC Config Pages
1168 *****/

1170 /* IOC Page 0 */

1172 typedef struct _MPI2_CONFIG_PAGE_IOC_0
1173 {
1174     MPI2_CONFIG_PAGE_HEADER Header;          /* 0x00 */
1175     U32 Reserved1;                          /* 0x04 */
1176     U32 Reserved2;                          /* 0x08 */
1177     U16 VendorID;                           /* 0x0C */
1178     U16 DeviceID;                           /* 0x0E */
1179     U8 RevisionID;                          /* 0x10 */
1180     U8 Reserved3;                           /* 0x11 */
1181     U16 Reserved4;                          /* 0x12 */
1182     U32 ClassCode;                          /* 0x14 */
1183     U16 SubsystemVendorID;                  /* 0x18 */
1184     U16 SubsystemID;                        /* 0x1A */
1185 } MPI2_CONFIG_PAGE_IOC_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_0,
1186   unchanged portion omitted
1249   Mpi2IOCPage6_t, MPI2_POINTER pMpi2IOCPage6_t;

1251 #define MPI2_IOCPAGE6_PAGEVERSION (0x05)
1252 #define MPI2_IOCPAGE6_PAGEVERSION (0x04)

1253 /* defines for IOC Page 6 CapabilitiesFlags */
1254 #define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT (0x00000020)
1255 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID10_SUPPORT (0x00000010)
1256 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID1_SUPPORT (0x00000008)
1257 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID1E_SUPPORT (0x00000004)
1258 #define MPI2_IOCPAGE6_CAP_FLAGS_RAID0_SUPPORT (0x00000002)
1259 #define MPI2_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE (0x00000001)

1262 /* IOC Page 7 */

```

```
1264 #define MPI2_IOCTLPAGE7_EVENTMASK_WORDS (4)
1266 typedef struct _MPI2_CONFIG_PAGE_IOC_7
1267 {
1268     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1269     U32 Reserved1; /* 0x04 */
1270     U32 EventMasks[MPI2_IOCTLPAGE7_EVENTMASK_WORDS]; /* 0x08 */
1271     U16 SASBroadcastPrimitiveMasks; /* 0x18 */
1272     U16 SASNotifyPrimitiveMasks; /* 0x1A */
1273     U16 Reserved2; /* 0x1C */
1274     U32 Reserved3; /* 0x1E */
1275 } MPI2_CONFIG_PAGE_IOC_7, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_7,
1276 Mpi2IOCPAGE7_t, MPI2_POINTER pMpi2IOCPAGE7_t;
```

```
1277 #define MPI2_IOCTLPAGE7_PAGEVERSION (0x02)
1022 #define MPI2_IOCTLPAGE7_PAGEVERSION (0x01)
```

1280 /\* IOC Page 8 \*/

```
1282 typedef struct _MPI2_CONFIG_PAGE_IOC_8
1283 {
1284     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1285     U8 NumDevsPerEnclosure; /* 0x04 */
1286     U8 Reserved1; /* 0x05 */
1287     U16 Reserved2; /* 0x06 */
1288     U16 MaxPersistentEntries; /* 0x08 */
1289     U16 MaxNumPhysicalMappedIDs; /* 0x0A */
1290     U16 Flags; /* 0x0C */
1291     U16 Reserved3; /* 0x0E */
1292     U16 IRVolumeMappingFlags; /* 0x10 */
1293     U16 Reserved4; /* 0x12 */
1294     U32 Reserved5; /* 0x14 */
1295 } MPI2_CONFIG_PAGE_IOC_8, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_IOC_8,
1296 Mpi2IOCPAGE8_t, MPI2_POINTER pMpi2IOCPAGE8_t;
```

```
1298 #define MPI2_IOCTLPAGE8_PAGEVERSION (0x00)
1300 /* defines for IOC Page 8 Flags field */
1301 #define MPI2_IOCTLPAGE8_FLAGS_DA_START_SLOT_1 (0x00000020)
1302 #define MPI2_IOCTLPAGE8_FLAGS_RESERVED_TARGETID_0 (0x00000010)
1304 #define MPI2_IOCTLPAGE8_FLAGS_MASK_MAPPING_MODE (0x0000000E)
1305 #define MPI2_IOCTLPAGE8_FLAGS_DEVICE_PERSISTENCE_MAPPING (0x00000000)
1306 #define MPI2_IOCTLPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING (0x00000002)
1308 #define MPI2_IOCTLPAGE8_FLAGS_DISABLE_PERSISTENT_MAPPING (0x00000001)
1309 #define MPI2_IOCTLPAGE8_FLAGS_ENABLE_PERSISTENT_MAPPING (0x00000000)
1311 /* defines for IOC Page 8 IRVolumeMappingFlags */
1312 #define MPI2_IOCTLPAGE8_IRFLAGS_MASK_VOLUME_MAPPING_MODE (0x00000003)
1313 #define MPI2_IOCTLPAGE8_IRFLAGS_LOW_VOLUME_MAPPING (0x00000000)
1314 #define MPI2_IOCTLPAGE8_IRFLAGS_HIGH_VOLUME_MAPPING (0x00000001)
```

1317 /\*\*\*\*\*
1318 \* BIOS Config Pages
1319 \*\*\*\*\*/

1321 /\* BIOS Page 1 \*/

```
1323 typedef struct _MPI2_CONFIG_PAGE_BIOS_1
1324 {
1325     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1326     U32 BiosOptions; /* 0x04 */
1327     U32 IOCSettings; /* 0x08 */
```

```
1328     U32 Reserved1; /* 0x0C */
1329     U32 DeviceSettings; /* 0x10 */
1330     U16 NumberOfDevices; /* 0x14 */
1331     U16 UEFIVersion; /* 0x16 */
1332     U16 Reserved2; /* 0x18 */
1333     U16 IOTimeoutBlockDevicesNonRM; /* 0x1A */
1334     U16 IOTimeoutSequential; /* 0x1C */
1335     U16 IOTimeoutOther; /* 0x1E */
1336     U16 IOTimeoutBlockDevicesRM; /* 0x20 */
1337 } MPI2_CONFIG_PAGE_BIOS_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_BIOS_1,
1338 Mpi2BiosPage1_t, MPI2_POINTER pMpi2BiosPage1_t;
```

```
1339 #define MPI2_BIOSPAGE1_PAGEVERSION (0x05)
1084 #define MPI2_BIOSPAGE1_PAGEVERSION (0x04)
```

```
1341 /* values for BIOS Page 1 BiosOptions field */
1342 #define MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID (0x000000F0)
1343 #define MPI2_BIOSPAGE1_OPTIONS_LST_OEM_ID (0x00000000)
1345 #define MPI2_BIOSPAGE1_OPTIONS_MASK_UEFI_HII_REGISTRATION (0x00000006)
1346 #define MPI2_BIOSPAGE1_OPTIONS_ENABLE_UEFI_HII (0x00000000)
1347 #define MPI2_BIOSPAGE1_OPTIONS_DISABLE_UEFI_HII (0x00000002)
1348 #define MPI2_BIOSPAGE1_OPTIONS_VERSION_CHECK_UEFI_HII (0x00000004)
```

```
1350 #define MPI2_BIOSPAGE1_OPTIONS_DISABLE_BIOS (0x00000001)
```

```
1352 /* values for BIOS Page 1 IOCSettings field */
1353 #define MPI2_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE (0x00030000)
1354 #define MPI2_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT (0x00000000)
1355 #define MPI2_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT (0x00010000)
```

```
1357 #define MPI2_BIOSPAGE1_IOCSET_MASK_RM_SETTING (0x000000C0)
1358 #define MPI2_BIOSPAGE1_IOCSET_NONE_RM_SETTING (0x00000000)
1359 #define MPI2_BIOSPAGE1_IOCSET_BOOT_RM_SETTING (0x00000040)
1360 #define MPI2_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING (0x00000080)
```

```
1362 #define MPI2_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT (0x00000030)
1363 #define MPI2_BIOSPAGE1_IOCSET_NO_SUPPORT (0x00000000)
1364 #define MPI2_BIOSPAGE1_IOCSET_BIOS_SUPPORT (0x00000010)
1365 #define MPI2_BIOSPAGE1_IOCSET_OS_SUPPORT (0x00000020)
1366 #define MPI2_BIOSPAGE1_IOCSET_ALL_SUPPORT (0x00000030)
```

```
1368 #define MPI2_BIOSPAGE1_IOCSET_ALTERNATE_CHS (0x00000008)
```

```
1370 /* values for BIOS Page 1 DeviceSettings field */
1371 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING (0x00000010)
1372 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN (0x00000008)
1373 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_RM_LUN (0x00000004)
1374 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN (0x00000002)
1375 #define MPI2_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN (0x00000001)
```

```
1377 /* defines for BIOS Page 1 UEFIVersion field */
1378 #define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_MASK (0xFF00)
1379 #define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_SHIFT (8)
1380 #define MPI2_BIOSPAGE1_UEFI_VER_MINOR_MASK (0x00FF)
1381 #define MPI2_BIOSPAGE1_UEFI_VER_MINOR_SHIFT (0)
```

1385 /\* BIOS Page 2 \*/

```
1387 typedef struct _MPI2_BOOT_DEVICE_ADAPTER_ORDER
1388 {
1389     U32 Reserved1; /* 0x00 */
1390     U32 Reserved2; /* 0x04 */
1391     U32 Reserved3; /* 0x08 */
```

```

1392     U32         Reserved4;                /* 0x0C */
1393     U32         Reserved5;                /* 0x10 */
1394     U32         Reserved6;                /* 0x14 */
1395 } MPI2_BOOT_DEVICE_ADAPTER_ORDER,
    unchanged portion omitted
1493     Mpi2BiosPage3_t, MPI2_POINTER pMpi2BiosPage3_t;

1495 #define MPI2_BIOSPAGE3_PAGEVERSION        (0x00)

1497 /* values for BIOS Page 3 GlobalFlags */
1498 #define MPI2_BIOSPAGE3_FLAGS_PAUSE_ON_ERROR (0x00000002)
1499 #define MPI2_BIOSPAGE3_FLAGS_VERBOSE_ENABLE (0x00000004)
1500 #define MPI2_BIOSPAGE3_FLAGS_HOOK_INT_40_DISABLE (0x00000010)

1502 #define MPI2_BIOSPAGE3_FLAGS_DEV_LIST_DISPLAY_MASK (0x000000E0)
1503 #define MPI2_BIOSPAGE3_FLAGS_INSTALLED_DEV_DISPLAY (0x00000000)
1504 #define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DISPLAY (0x00000020)
1505 #define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DEV_DISPLAY (0x00000040)

1508 /* BIOS Page 4 */

1510 /*
1511 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1512 * one and check the value returned for NumPhys at runtime.
1513 */
1514 #ifndef MPI2_BIOS_PAGE_4_PHY_ENTRIES
1515 #define MPI2_BIOS_PAGE_4_PHY_ENTRIES        (1)
1516 #endif

1518 typedef struct _MPI2_BIOS4_ENTRY
1519 {
1520     U64         ReassignmentWWID;         /* 0x00 */
1521     U64         ReassignmentDeviceName;   /* 0x08 */
1522 } MPI2_BIOS4_ENTRY, MPI2_POINTER PTR_MPI2_BIOS4_ENTRY,
    unchanged portion omitted
1563     Mpi2RaidVol0Settings_t, MPI2_POINTER pMpi2RaidVol0Settings_t;

1565 /* RAID Volume Page 0 HotSparePool defines, also used in RAID Physical Disk */
1566 #define MPI2_RAID_HOT_SPARE_POOL_0        (0x01)
1567 #define MPI2_RAID_HOT_SPARE_POOL_1        (0x02)
1568 #define MPI2_RAID_HOT_SPARE_POOL_2        (0x04)
1569 #define MPI2_RAID_HOT_SPARE_POOL_3        (0x08)
1570 #define MPI2_RAID_HOT_SPARE_POOL_4        (0x10)
1571 #define MPI2_RAID_HOT_SPARE_POOL_5        (0x20)
1572 #define MPI2_RAID_HOT_SPARE_POOL_6        (0x40)
1573 #define MPI2_RAID_HOT_SPARE_POOL_7        (0x80)

1575 /* RAID Volume Page 0 VolumeSettings defines */
1576 #define MPI2_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX (0x0008)
1577 #define MPI2_RAIDVOL0_SETTING_AUTO_CONFIG_HSWAP_DISABLE (0x0004)

1579 #define MPI2_RAIDVOL0_SETTING_MASK_WRITE_CACHING (0x0003)
1580 #define MPI2_RAIDVOL0_SETTING_UNCHANGED (0x0000)
1581 #define MPI2_RAIDVOL0_SETTING_DISABLE_WRITE_CACHING (0x0001)
1582 #define MPI2_RAIDVOL0_SETTING_ENABLE_WRITE_CACHING (0x0002)

1584 /*
1585 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1586 * one and check the value returned for NumPhysDisks at runtime.
1587 */
1588 #ifndef MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX
1589 #define MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX    (1)
1590 #endif

```

```

1592 typedef struct _MPI2_CONFIG_PAGE_RAID_VOL_0
1593 {
1594     MPI2_CONFIG_PAGE_HEADER Header;        /* 0x00 */
1595     U16         DevHandle;                 /* 0x04 */
1596     U8          VolumeState;               /* 0x06 */
1597     U8          VolumeType;                /* 0x07 */
1598     U32         VolumeStatusFlags;         /* 0x08 */
1599     MPI2_RAIDVOL0_SETTINGS VolumeSettings; /* 0x0C */
1600     U64         MaxLBA;                    /* 0x10 */
1601     U32         StripeSize;                /* 0x18 */
1602     U16         BlockSize;                 /* 0x1C */
1603     U16         Reserved1;                 /* 0x1E */
1604     U8          SupportedPhysDisks;        /* 0x20 */
1605     U8          ResyncRate;                /* 0x21 */
1606     U16         DataScrubDuration;         /* 0x22 */
1607     U8          NumPhysDisks;              /* 0x24 */
1608     U8          Reserved2;                 /* 0x25 */
1609     U8          Reserved3;                 /* 0x26 */
1610     U8          InactiveStatus;            /* 0x27 */
1611     MPI2_RAIDVOL0_PHYS_DISK PhysDisk[MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX]; /* 0x28 */
1612 } MPI2_CONFIG_PAGE_RAID_VOL_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RAID_VOL_0,
1613     Mpi2RaidVolPage0_t, MPI2_POINTER pMpi2RaidVolPage0_t;

1615 #define MPI2_RAIDVOLPAGE0_PAGEVERSION    (0x0A)

1617 /* values for RAID VolumeState */
1618 #define MPI2_RAID_VOL_STATE_MISSING        (0x00)
1619 #define MPI2_RAID_VOL_STATE_FAILED        (0x01)
1620 #define MPI2_RAID_VOL_STATE_INITIALIZING (0x02)
1621 #define MPI2_RAID_VOL_STATE_ONLINE       (0x03)
1622 #define MPI2_RAID_VOL_STATE_DEGRADED     (0x04)
1623 #define MPI2_RAID_VOL_STATE_OPTIMAL      (0x05)

1625 /* values for RAID VolumeType */
1626 #define MPI2_RAID_VOL_TYPE_RAID0          (0x00)
1627 #define MPI2_RAID_VOL_TYPE_RAID1E        (0x01)
1628 #define MPI2_RAID_VOL_TYPE_RAID1        (0x02)
1629 #define MPI2_RAID_VOL_TYPE_RAID10       (0x05)
1630 #define MPI2_RAID_VOL_TYPE_UNKNOWN      (0xFF)

1632 /* values for RAID Volume Page 0 VolumeStatusFlags field */
1633 #define MPI2_RAIDVOL0_STATUS_FLAG_PENDING_RESYNC (0x02000000)
1634 #define MPI2_RAIDVOL0_STATUS_FLAG_BACKG_INIT_PENDING (0x01000000)
1635 #define MPI2_RAIDVOL0_STATUS_FLAG_MDC_PENDING (0x00800000)
1636 #define MPI2_RAIDVOL0_STATUS_FLAG_USER_CONSIST_PENDING (0x00400000)
1637 #define MPI2_RAIDVOL0_STATUS_FLAG_MAKE_DATA_CONSISTENT (0x00200000)
1638 #define MPI2_RAIDVOL0_STATUS_FLAG_DATA_SCRUB (0x00100000)
1639 #define MPI2_RAIDVOL0_STATUS_FLAG_CONSISTENCY_CHECK (0x00080000)
1640 #define MPI2_RAIDVOL0_STATUS_FLAG_CAPACITY_EXPANSION (0x00040000)
1641 #define MPI2_RAIDVOL0_STATUS_FLAG_BACKGROUND_INIT (0x00020000)
1642 #define MPI2_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS (0x00010000)
1643 #define MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT (0x00000080)
1644 #define MPI2_RAIDVOL0_STATUS_FLAG_OCE_ALLOWED (0x00000040)
1645 #define MPI2_RAIDVOL0_STATUS_FLAG_BGI_COMPLETE (0x00000020)
1646 #define MPI2_RAIDVOL0_STATUS_FLAG_1E_OFFSET_MIRROR (0x00000000)
1647 #define MPI2_RAIDVOL0_STATUS_FLAG_1E_ADJACENT_MIRROR (0x00000010)
1648 #define MPI2_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL (0x00000008)
1649 #define MPI2_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE (0x00000004)
1650 #define MPI2_RAIDVOL0_STATUS_FLAG_QUIESCED (0x00000002)
1651 #define MPI2_RAIDVOL0_STATUS_FLAG_ENABLED (0x00000001)

1653 /* values for RAID Volume Page 0 SupportedPhysDisks field */
1654 #define MPI2_RAIDVOL0_SUPPORT_SOLID_STATE_DISKS (0x08)
1655 #define MPI2_RAIDVOL0_SUPPORT_HARD_DISKS (0x04)
1656 #define MPI2_RAIDVOL0_SUPPORT_SAS_PROTOCOL (0x02)

```

```

1657 #define MPI2_RAIDVOL0_SUPPORT_SATA_PROTOCOL (0x01)

1659 /* values for RAID Volume Page 0 InactiveStatus field */
1660 #define MPI2_RAIDVOLPAGE0_UNKNOWN_INACTIVE (0x00)
1661 #define MPI2_RAIDVOLPAGE0_STALE_METADATA_INACTIVE (0x01)
1662 #define MPI2_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE (0x02)
1663 #define MPI2_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE (0x03)
1664 #define MPI2_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE (0x04)
1665 #define MPI2_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE (0x05)
1666 #define MPI2_RAIDVOLPAGE0_PREVIOUSLY_DELETED (0x06)

1669 /* RAID Volume Page 1 */

1671 typedef struct _MPI2_CONFIG_PAGE_RAID_VOL_1
1672 {
1673     MPI2_CONFIG_PAGE_HEADER Header; /* 0x00 */
1674     U16 DevHandle; /* 0x04 */
1675     U16 Reserved0; /* 0x06 */
1676     U8 GUID[24]; /* 0x08 */
1677     U8 Name[16]; /* 0x20 */
1678     U64 WWID; /* 0x30 */
1679     U32 Reserved1; /* 0x38 */
1680     U32 Reserved2; /* 0x3C */
1681 } MPI2_CONFIG_PAGE_RAID_VOL_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RAID_VOL_1,
    unchanged portion omitted
1735 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RD_PDISK_0,
1736 Mpi2RaidPhysDiskPage0_t, MPI2_POINTER pMpi2RaidPhysDiskPage0_t;

1738 #define MPI2_RAIDPHYSDISKPAGE0_PAGEVERSION (0x05)

1740 /* PhysDiskState defines */
1741 #define MPI2_RAID_PD_STATE_NOT_CONFIGURED (0x00)
1742 #define MPI2_RAID_PD_STATE_NOT_COMPATIBLE (0x01)
1743 #define MPI2_RAID_PD_STATE_OFFLINE (0x02)
1744 #define MPI2_RAID_PD_STATE_ONLINE (0x03)
1745 #define MPI2_RAID_PD_STATE_HOT_SPARE (0x04)
1746 #define MPI2_RAID_PD_STATE_DEGRADED (0x05)
1747 #define MPI2_RAID_PD_STATE_REBUILDING (0x06)
1748 #define MPI2_RAID_PD_STATE_OPTIMAL (0x07)

1750 /* OfflineReason defines */
1751 #define MPI2_PHYSDISK0_ONLINE (0x00)
1752 #define MPI2_PHYSDISK0_OFFLINE_MISSING (0x01)
1753 #define MPI2_PHYSDISK0_OFFLINE_FAILED (0x03)
1754 #define MPI2_PHYSDISK0_OFFLINE_INITIALIZING (0x04)
1755 #define MPI2_PHYSDISK0_OFFLINE_REQUESTED (0x05)
1756 #define MPI2_PHYSDISK0_OFFLINE_FAILED_REQUESTED (0x06)
1757 #define MPI2_PHYSDISK0_OFFLINE_OTHER (0xFF)

1759 /* IncompatibleReason defines */
1760 #define MPI2_PHYSDISK0_COMPATIBLE (0x00)
1761 #define MPI2_PHYSDISK0_INCOMPATIBLE_PROTOCOL (0x01)
1762 #define MPI2_PHYSDISK0_INCOMPATIBLE_BLOCKSIZE (0x02)
1763 #define MPI2_PHYSDISK0_INCOMPATIBLE_MAX_LBA (0x03)
1764 #define MPI2_PHYSDISK0_INCOMPATIBLE_SATA_EXTENDED_CMD (0x04)
1765 #define MPI2_PHYSDISK0_INCOMPATIBLE_REMOVEABLE_MEDIA (0x05)
1766 #define MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE (0x06)
1767 #define MPI2_PHYSDISK0_INCOMPATIBLE_UNKNOWN (0xFF)

1769 /* PhysDiskAttributes defines */
1770 #define MPI2_PHYSDISK0_ATTRIB_MEDIA_MASK (0x0C)
1771 #define MPI2_PHYSDISK0_ATTRIB_SOLID_STATE_DRIVE (0x08)
1772 #define MPI2_PHYSDISK0_ATTRIB_HARD_DISK_DRIVE (0x04)

1774 #define MPI2_PHYSDISK0_ATTRIB_PROTOCOL_MASK (0x03)

```

```

1775 #define MPI2_PHYSDISK0_ATTRIB_SAS_PROTOCOL (0x02)
1776 #define MPI2_PHYSDISK0_ATTRIB_SATA_PROTOCOL (0x01)

1778 /* PhysDiskStatusFlags defines */
1779 #define MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED (0x00000040)
1780 #define MPI2_PHYSDISK0_STATUS_FLAG_OCE_TARGET (0x00000020)
1781 #define MPI2_PHYSDISK0_STATUS_FLAG_WRITE_CACHE_ENABLED (0x00000010)
1782 #define MPI2_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS (0x00000000)
1783 #define MPI2_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS (0x00000008)
1784 #define MPI2_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME (0x00000004)
1785 #define MPI2_PHYSDISK0_STATUS_FLAG_QUIESCED (0x00000002)
1786 #define MPI2_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC (0x00000001)

1789 /* RAID Physical Disk Page 1 */

1791 /*
1792 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1793 * one and check the value returned for NumPhysDiskPaths at runtime.
1794 * one and check Header.PageLength or NumPhysDiskPaths at runtime.
1795 */
1796 #define MPI2_RAID_PHYS_DISK1_PATH_MAX (1)
1797 #endif

1799 typedef struct _MPI2_RAIDPHYSDISK1_PATH
1800 {
1801     U16 DevHandle; /* 0x00 */
1802     U16 Reserved1; /* 0x02 */
1803     U64 WWID; /* 0x04 */
1804     U64 OwnerWWID; /* 0x0C */
1805     U8 OwnerIdentifier; /* 0x14 */
1806     U8 Reserved2; /* 0x15 */
1807     U16 Flags; /* 0x16 */
1808 } MPI2_RAIDPHYSDISK1_PATH, MPI2_POINTER PTR_MPI2_RAIDPHYSDISK1_PATH,
    unchanged portion omitted
1825 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_RD_PDISK_1,
1826 Mpi2RaidPhysDiskPage1_t, MPI2_POINTER pMpi2RaidPhysDiskPage1_t;

1828 #define MPI2_RAIDPHYSDISKPAGE1_PAGEVERSION (0x02)

1831 /*****
1832 * values for fields used by several types of SAS Config Pages
1833 *****/

1835 /* values for NegotiatedLinkRates fields */
1836 #define MPI2_SAS_NEG_LINK_RATE_MASK_LOGICAL (0xF0)
1837 #define MPI2_SAS_NEG_LINK_RATE_SHIFT_LOGICAL (4)
1838 #define MPI2_SAS_NEG_LINK_RATE_MASK_PHYSICAL (0x0F)
1839 /* link rates used for Negotiated Physical and Logical Link Rate */
1840 #define MPI2_SAS_NEG_LINK_RATE_UNKNOWN_LINK_RATE (0x00)
1841 #define MPI2_SAS_NEG_LINK_RATE_PHY_DISABLED (0x01)
1842 #define MPI2_SAS_NEG_LINK_RATE_NEGOTIATION_FAILED (0x02)
1843 #define MPI2_SAS_NEG_LINK_RATE_SATA_OOB_COMPLETE (0x03)
1844 #define MPI2_SAS_NEG_LINK_RATE_PORT_SELECTOR (0x04)
1845 #define MPI2_SAS_NEG_LINK_RATE_SMP_RESET_IN_PROGRESS (0x05)
1846 #define MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY (0x06)
1847 #define MPI2_SAS_NEG_LINK_RATE_1_5 (0x08)
1848 #define MPI2_SAS_NEG_LINK_RATE_3_0 (0x09)
1849 #define MPI2_SAS_NEG_LINK_RATE_6_0 (0x0A)
1850 #define MPI2_SAS_NEG_LINK_RATE_12_0 (0x0B)

1853 /* values for AttachedPhyInfo fields */
1854 #define MPI2_SAS_APHYINFO_INSIDE_ZPSDS_PERSISTENT (0x00000040)

```

```

1855 #define MPI2_SAS_APHYINFO_REQUESTED_INSIDE_ZPSDS (0x00000020)
1856 #define MPI2_SAS_APHYINFO_BREAK_REPLY_CAPABLE (0x00000010)

1858 #define MPI2_SAS_APHYINFO_REASON_MASK (0x0000000F)
1859 #define MPI2_SAS_APHYINFO_REASON_UNKNOWN (0x00000000)
1860 #define MPI2_SAS_APHYINFO_REASON_POWER_ON (0x00000001)
1861 #define MPI2_SAS_APHYINFO_REASON_HARD_RESET (0x00000002)
1862 #define MPI2_SAS_APHYINFO_REASON_SMP_PHY_CONTROL (0x00000003)
1863 #define MPI2_SAS_APHYINFO_REASON_LOSS_OF_SYNC (0x00000004)
1864 #define MPI2_SAS_APHYINFO_REASON_MULTIPLEXING_SEQ (0x00000005)
1865 #define MPI2_SAS_APHYINFO_REASON_IT_NEXUS_LOSS_TIMER (0x00000006)
1866 #define MPI2_SAS_APHYINFO_REASON_BREAK_TIMEOUT (0x00000007)
1867 #define MPI2_SAS_APHYINFO_REASON_PHY_TEST_STOPPED (0x00000008)

1870 /* values for PhyInfo fields */
1871 #define MPI2_SAS_PHYINFO_PHY_VACANT (0x80000000)

1873 #define MPI2_SAS_PHYINFO_PHY_POWER_CONDITION_MASK (0x18000000)
1874 #define MPI2_SAS_PHYINFO_SHIFT_PHY_POWER_CONDITION (27)
1875 #define MPI2_SAS_PHYINFO_PHY_POWER_ACTIVE (0x00000000)
1876 #define MPI2_SAS_PHYINFO_PHY_POWER_PARTIAL (0x08000000)
1877 #define MPI2_SAS_PHYINFO_PHY_POWER_SLUMBER (0x10000000)

1879 #define MPI2_SAS_PHYINFO_CHANGED_REQ_INSIDE_ZPSDS (0x04000000)
1880 #define MPI2_SAS_PHYINFO_INSIDE_ZPSDS_PERSISTENT (0x02000000)
1881 #define MPI2_SAS_PHYINFO_REQ_INSIDE_ZPSDS (0x01000000)
1882 #define MPI2_SAS_PHYINFO_ZONE_GROUP_PERSISTENT (0x00400000)
1883 #define MPI2_SAS_PHYINFO_INSIDE_ZPSDS (0x00200000)
1884 #define MPI2_SAS_PHYINFO_ZONING_ENABLED (0x00100000)

1886 #define MPI2_SAS_PHYINFO_REASON_MASK (0x000F0000)
1887 #define MPI2_SAS_PHYINFO_REASON_UNKNOWN (0x00000000)
1888 #define MPI2_SAS_PHYINFO_REASON_POWER_ON (0x00010000)
1889 #define MPI2_SAS_PHYINFO_REASON_HARD_RESET (0x00020000)
1890 #define MPI2_SAS_PHYINFO_REASON_SMP_PHY_CONTROL (0x00030000)
1891 #define MPI2_SAS_PHYINFO_REASON_LOSS_OF_SYNC (0x00040000)
1892 #define MPI2_SAS_PHYINFO_REASON_MULTIPLEXING_SEQ (0x00050000)
1893 #define MPI2_SAS_PHYINFO_REASON_IT_NEXUS_LOSS_TIMER (0x00060000)
1894 #define MPI2_SAS_PHYINFO_REASON_BREAK_TIMEOUT (0x00070000)
1895 #define MPI2_SAS_PHYINFO_REASON_PHY_TEST_STOPPED (0x00080000)

1897 #define MPI2_SAS_PHYINFO_MULTIPLEXING_SUPPORTED (0x00008000)
1898 #define MPI2_SAS_PHYINFO_SATA_PORT_ACTIVE (0x00004000)
1899 #define MPI2_SAS_PHYINFO_SATA_PORT_SELECTOR_PRESENT (0x00002000)
1900 #define MPI2_SAS_PHYINFO_VIRTUAL_PHY (0x00001000)

1902 #define MPI2_SAS_PHYINFO_MASK_PARTIAL_PATHWAY_TIME (0x0000F000)
1903 #define MPI2_SAS_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME (8)

1905 #define MPI2_SAS_PHYINFO_MASK_ROUTING_ATTRIBUTE (0x000000F0)
1906 #define MPI2_SAS_PHYINFO_DIRECT_ROUTING (0x00000000)
1907 #define MPI2_SAS_PHYINFO_SUBTRACTIVE_ROUTING (0x00000010)
1908 #define MPI2_SAS_PHYINFO_TABLE_ROUTING (0x00000020)

1911 /* values for SAS ProgrammedLinkRate fields */
1912 #define MPI2_SAS_PRATE_MAX_RATE_MASK (0xF0)
1913 #define MPI2_SAS_PRATE_MAX_RATE_NOT_PROGRAMMABLE (0x00)
1914 #define MPI2_SAS_PRATE_MAX_RATE_1_5 (0x80)
1915 #define MPI2_SAS_PRATE_MAX_RATE_3_0 (0x90)
1916 #define MPI2_SAS_PRATE_MAX_RATE_6_0 (0xA0)
1917 #define MPI25_SAS_PRATE_MAX_RATE_12_0 (0xB0)
1918 #define MPI2_SAS_PRATE_MIN_RATE_MASK (0x0F)
1919 #define MPI2_SAS_PRATE_MIN_RATE_NOT_PROGRAMMABLE (0x00)
1920 #define MPI2_SAS_PRATE_MIN_RATE_1_5 (0x08)

```

```

1921 #define MPI2_SAS_PRATE_MIN_RATE_3_0 (0x09)
1922 #define MPI2_SAS_PRATE_MIN_RATE_6_0 (0x0A)
1923 #define MPI25_SAS_PRATE_MIN_RATE_12_0 (0x0B)

1926 /* values for SAS HwLinkRate fields */
1927 #define MPI2_SAS_HWRATE_MAX_RATE_MASK (0xF0)
1928 #define MPI2_SAS_HWRATE_MAX_RATE_1_5 (0x80)
1929 #define MPI2_SAS_HWRATE_MAX_RATE_3_0 (0x90)
1930 #define MPI2_SAS_HWRATE_MAX_RATE_6_0 (0xA0)
1931 #define MPI25_SAS_HWRATE_MAX_RATE_12_0 (0xB0)
1932 #define MPI2_SAS_HWRATE_MIN_RATE_MASK (0x0F)
1933 #define MPI2_SAS_HWRATE_MIN_RATE_1_5 (0x08)
1934 #define MPI2_SAS_HWRATE_MIN_RATE_3_0 (0x09)
1935 #define MPI2_SAS_HWRATE_MIN_RATE_6_0 (0x0A)
1936 #define MPI25_SAS_HWRATE_MIN_RATE_12_0 (0x0B)

1940 /*****
1941 * SAS IO Unit Config Pages
1942 *****/

1944 /* SAS IO Unit Page 0 */

1946 typedef struct _MPI2_SAS_IO_UNIT0_PHY_DATA
1947 {
1948     U8 Port; /* 0x00 */
1949     U8 PortFlags; /* 0x01 */
1950     U8 PhyFlags; /* 0x02 */
1951     U8 NegotiatedLinkRate; /* 0x03 */
1952     U32 ControllerPhyDeviceInfo; /* 0x04 */
1953     U16 AttachedDevHandle; /* 0x08 */
1954     U16 ControllerDevHandle; /* 0x0A */
1955     U32 DiscoveryStatus; /* 0x0C */
1956     U32 Reserved; /* 0x10 */
1957 } MPI2_SAS_IO_UNIT0_PHY_DATA, MPI2_POINTER PTR_MPI2_SAS_IO_UNIT0_PHY_DATA,
1958 Mpi2SasIOUnit0PhyData_t, MPI2_POINTER pMpi2SasIOUnit0PhyData_t;

1960 /*
1961 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1962 * one and check the value returned for NumPhys at runtime.
1963 */
1964 #ifndef MPI2_SAS_IOUNIT0_PHY_MAX
1965 #define MPI2_SAS_IOUNIT0_PHY_MAX (1)
1966 #endif

1968 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_0
1969 {
1970     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0
1971     U32 Reserved1; /* 0
1972     U8 NumPhys; /* 0
1973     U8 Reserved2; /* 0
1974     U16 Reserved3; /* 0
1975     MPI2_SAS_IO_UNIT0_PHY_DATA PhyData[MPI2_SAS_IOUNIT0_PHY_MAX]; /* 0
1976 } MPI2_CONFIG_PAGE_SASIOUNIT_0,
1977 #ifndef unchanged_portion_omitted
1978 #endif
1979 Mpi2SasIOUnit1PhyData_t, MPI2_POINTER pMpi2SasIOUnit1PhyData_t;

2031 /*
2032 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2033 * one and check the value returned for NumPhys at runtime.
2034 */
2035 #ifndef MPI2_SAS_IOUNIT1_PHY_MAX

```

```

2036 #define MPI2_SAS_IOUNIT1_PHY_MAX          (1)
2037 #endif

2039 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_1
2040 {
2041     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0
2042     U16                               ControlFlags;      /* 0
2043     U16                               SASNarrowMaxQueueDepth; /* 0
2044     U16                               AdditionalControlFlags; /* 0
2045     U16                               SASWideMaxQueueDepth; /* 0
2046     U8                                 NumPhys;           /* 0
2047     U8                                 SATAMaxQDepth;     /* 0
2048     U8                                 ReportDeviceMissingDelay; /* 0
2049     U8                                 IODeviceMissingDelay; /* 0
2050     MPI2_SAS_IO_UNIT1_PHY_DATA        PhyData[MPI2_SAS_IOUNIT1_PHY_MAX]; /* 0
2051 } MPI2_CONFIG_PAGE_SASIOUNIT_1,
2052 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_1,
2053 Mpi2SasIOUnitPage1_t, MPI2_POINTER pMpi2SasIOUnitPage1_t;

2055 #define MPI2_SASIOUNITPAGE1_PAGEVERSION    (0x09)

2057 /* values for SAS IO Unit Page 1 ControlFlags */
2058 #define MPI2_SASIOUNIT1_CONTROL_DEVICE_SELF_TEST (0x8000)
2059 #define MPI2_SASIOUNIT1_CONTROL_SATA_3_0_MAX    (0x4000)
2060 #define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX    (0x2000) /*
1778 #define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX    (0x2000) /*
2061 #define MPI2_SASIOUNIT1_CONTROL_SATA_SW_PRESERVE (0x1000)

2063 #define MPI2_SASIOUNIT1_CONTROL_MASK_DEV_SUPPORT (0x0600)
2064 #define MPI2_SASIOUNIT1_CONTROL_SHIFT_DEV_SUPPORT (9)
2065 #define MPI2_SASIOUNIT1_CONTROL_DEV_SUPPORT_BOTH (0x0)
2066 #define MPI2_SASIOUNIT1_CONTROL_DEV_SAS_SUPPORT (0x1)
2067 #define MPI2_SASIOUNIT1_CONTROL_DEV_SATA_SUPPORT (0x2)

2069 #define MPI2_SASIOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED (0x0080)
2070 #define MPI2_SASIOUNIT1_CONTROL_SATA_SMART_REQUIRED (0x0040)
2071 #define MPI2_SASIOUNIT1_CONTROL_SATA_NCQ_REQUIRED (0x0020)
2072 #define MPI2_SASIOUNIT1_CONTROL_SATA_FUA_REQUIRED (0x0010)
2073 #define MPI2_SASIOUNIT1_CONTROL_TABLE_SUBTRACTIVE_ILLEGAL (0x0008)
2074 #define MPI2_SASIOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL (0x0004)
2075 #define MPI2_SASIOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY (0x0002)
2076 #define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION (0x0001) /*
1794 #define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION (0x0001)

2078 /* values for SAS IO Unit Page 1 AdditionalControlFlags */
2079 #define MPI2_SASIOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL (0x0080)
2080 #define MPI2_SASIOUNIT1_ACONTROL_SATA_ASYNCHRONOUS_NOTIFICATION (0x0040)
2081 #define MPI2_SASIOUNIT1_ACONTROL_INVALID_TOPOLOGY_CORRECTION (0x0020)
2082 #define MPI2_SASIOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET (0x0010)
2083 #define MPI2_SASIOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET (0x0008)
2084 #define MPI2_SASIOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET (0x0004)
2085 #define MPI2_SASIOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET (0x0002)
2086 #define MPI2_SASIOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE (0x0001)

2088 /* defines for SAS IO Unit Page 1 ReportDeviceMissingDelay */
2089 #define MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK (0x7F)
2090 #define MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16 (0x80)

2092 /* values for SAS IO Unit Page 1 PortFlags */
2093 #define MPI2_SASIOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG (0x01)

2095 /* values for SAS IO Unit Page 1 PhyFlags */
2096 #define MPI2_SASIOUNIT1_PHYFLAGS_ZONING_ENABLE (0x10)
2097 #define MPI2_SASIOUNIT1_PHYFLAGS_PHY_DISABLE (0x08)

2099 /* values for SAS IO Unit Page 1 MaxMinLinkRate */

```

```

2100 #define MPI2_SASIOUNIT1_MAX_RATE_MASK          (0xF0)
2101 #define MPI2_SASIOUNIT1_MAX_RATE_1_5          (0x80)
2102 #define MPI2_SASIOUNIT1_MAX_RATE_3_0          (0x90)
2103 #define MPI2_SASIOUNIT1_MAX_RATE_6_0          (0xA0)
2104 #define MPI25_SASIOUNIT1_MAX_RATE_12_0        (0xB0)
2105 #define MPI2_SASIOUNIT1_MIN_RATE_MASK          (0xF)
2106 #define MPI2_SASIOUNIT1_MIN_RATE_1_5          (0x8)
2107 #define MPI2_SASIOUNIT1_MIN_RATE_3_0          (0x9)
2108 #define MPI2_SASIOUNIT1_MIN_RATE_6_0          (0xA)
2109 #define MPI25_SASIOUNIT1_MIN_RATE_12_0        (0xB)

2111 /* see mpi2_sas.h for values for SAS IO Unit Page 1 ControllerPhyDeviceInfo valu

2114 /* SAS IO Unit Page 4 */

2116 typedef struct _MPI2_SAS_IOUNIT4_SPINUP_GROUP
2117 {
2118     U8                               MaxTargetSpinup;      /* 0x00 */
2119     U8                               SpinupDelay;          /* 0x01 */
2120     U8                               SpinupFlags;          /* 0x02 */
2121     U8                               Reserved1;            /* 0x03 */
2122     U16                              Reserved1;            /* 0x02 */
2123 } MPI2_SAS_IOUNIT4_SPINUP_GROUP, MPI2_POINTER PTR_MPI2_SAS_IOUNIT4_SPINUP_GROUP,
Mpi2SasIOUnit4SpinupGroup_t, MPI2_POINTER pMpi2SasIOUnit4SpinupGroup_t;

2125 /* defines for SAS IO Unit Page 4 SpinupFlags */
2126 #define MPI2_SASIOUNIT4_SPINUP_DISABLE_FLAG    (0x01)

2129 /*
2130 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2131 * one and check the value returned for NumPhys at runtime.
2132 * four and check Header.ExtPageLength or NumPhys at runtime.
2133 */
2133 #ifndef MPI2_SAS_IOUNIT4_PHY_MAX
2134 #define MPI2_SAS_IOUNIT4_PHY_MAX              (4)
2135 #endif

2137 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_4
2138 {
2139     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00
2140     MPI2_SAS_IOUNIT4_SPINUP_GROUP      SpinupGroupParameters[4]; /* 0x08
2141     U32                               Reserved1;         /* 0x18
2142     U32                               Reserved2;         /* 0x1C
2143     U32                               Reserved3;         /* 0x20
2144     U8                                 BootDeviceWaitTime; /* 0x24
2145     U8                                 Reserved4;         /* 0x25
2146     U16                              Reserved5;         /* 0x26
2147     U8                                 NumPhys;           /* 0x28
2148     U8                                 PEInitialSpinupDelay; /* 0x29
2149     U8                                 PEReplyDelay;       /* 0x2A
2150     U8                                 Flags;             /* 0x2B
2151     U8                                 PHY[MPI2_SAS_IOUNIT4_PHY_MAX]; /* 0x2C
2152 } MPI2_CONFIG_PAGE_SASIOUNIT_4,
2153 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_4,
2154 Mpi2SasIOUnitPage4_t, MPI2_POINTER pMpi2SasIOUnitPage4_t;

2156 #define MPI2_SASIOUNITPAGE4_PAGEVERSION    (0x02)

2158 /* defines for Flags field */
2159 #define MPI2_SASIOUNIT4_FLAGS_AUTO_PORTENABLE (0x01)

2161 /* defines for PHY field */
2162 #define MPI2_SASIOUNIT4_PHY_SPINUP_GROUP_MASK (0x03)

```

```

2165 /* SAS IO Unit Page 5 */

2167 typedef struct _MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS
2168 {
2169     U8          ControlFlags;          /* 0x00 */
2170     U8          PortWidthModGroup;    /* 0x01 */
2181     U8          Reserved1;            /* 0x01 */
2171     U16         InactivityTimerExponent; /* 0x02 */
2172     U8          SATAPartialTimeout;   /* 0x04 */
2173     U8          Reserved2;            /* 0x05 */
2174     U8          SATASlumberTimeout;   /* 0x06 */
2175     U8          Reserved3;            /* 0x07 */
2176     U8          SASPartialTimeout;    /* 0x08 */
2177     U8          Reserved4;            /* 0x09 */
2178     U8          SASSlumberTimeout;    /* 0x0A */
2179     U8          Reserved5;            /* 0x0B */
2180 } MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,
2181 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,
2182 Mpi2SasIOUnit5PhyPmSettings_t, MPI2_POINTER pMpi2SasIOUnit5PhyPmSettings_t;

2184 /* defines for ControlFlags field */
2185 #define MPI2_SASIOUNIT5_CONTROL_SAS_SLUMBER_ENABLE (0x08)
2186 #define MPI2_SASIOUNIT5_CONTROL_SAS_PARTIAL_ENABLE (0x04)
2187 #define MPI2_SASIOUNIT5_CONTROL_SATA_SLUMBER_ENABLE (0x02)
2188 #define MPI2_SASIOUNIT5_CONTROL_SATA_PARTIAL_ENABLE (0x01)

2190 /* defines for PortWidthModeGroup field */
2191 #define MPI2_SASIOUNIT5_PWMG_DISABLE (0xFF)

2193 /* defines for InactivityTimerExponent field */
2194 #define MPI2_SASIOUNIT5_ITE_MASK_SAS_SLUMBER (0x7000)
2195 #define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_SLUMBER (12)
2196 #define MPI2_SASIOUNIT5_ITE_MASK_SAS_PARTIAL (0x0700)
2197 #define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_PARTIAL (8)
2198 #define MPI2_SASIOUNIT5_ITE_MASK_SATA_SLUMBER (0x0070)
2199 #define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_SLUMBER (4)
2200 #define MPI2_SASIOUNIT5_ITE_MASK_SATA_PARTIAL (0x0007)
2201 #define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_PARTIAL (0)

2203 #define MPI2_SASIOUNIT5_ITE_TEN_SECONDS (7)
2204 #define MPI2_SASIOUNIT5_ITE_ONE_SECOND (6)
2205 #define MPI2_SASIOUNIT5_ITE_HUNDRED_MILLISECONDS (5)
2206 #define MPI2_SASIOUNIT5_ITE_TEN_MILLISECONDS (4)
2207 #define MPI2_SASIOUNIT5_ITE_ONE_MILLISECOND (3)
2208 #define MPI2_SASIOUNIT5_ITE_HUNDRED_MICROSECONDS (2)
2209 #define MPI2_SASIOUNIT5_ITE_TEN_MICROSECONDS (1)
2210 #define MPI2_SASIOUNIT5_ITE_ONE_MICROSECOND (0)

2212 /*
2213 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2214 * one and check the value returned for NumPhys at runtime.
2215 */
2216 #ifndef MPI2_SAS_IOUNIT5_PHY_MAX
2217 #define MPI2_SAS_IOUNIT5_PHY_MAX (1)
2218 #endif

2220 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_5
2221 {
2222     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0
2223     U8          NumPhys;                    /* 0
2224     U8          Reserved1;                  /* 0
2225     U16         Reserved2;                  /* 0
2226     U32         Reserved3;                  /* 0
2227     MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS SASPhyPowerManagementSettings[MPI2_SAS_I

```

```

2228 } MPI2_CONFIG_PAGE_SASIOUNIT_5,
2229 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_5,
2230 Mpi2SasIOUnitPage5_t, MPI2_POINTER pMpi2SasIOUnitPage5_t;

2232 #define MPI2_SASIOUNITPAGE5_PAGEVERSION (0x01)
1940 #define MPI2_SASIOUNITPAGE5_PAGEVERSION (0x00)

2235 /* SAS IO Unit Page 6 */

2237 typedef struct _MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS
2238 {
2239     U8          CurrentStatus;           /* 0x00 */
2240     U8          CurrentModulation;       /* 0x01 */
2241     U8          CurrentUtilization;      /* 0x02 */
2242     U8          Reserved1;               /* 0x03 */
2243     U32         Reserved2;               /* 0x04 */
2244 } MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,
2245 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,
2246 Mpi2SasIOUnit6PortWidthModGroupStatus_t,
2247 MPI2_POINTER pMpi2SasIOUnit6PortWidthModGroupStatus_t;

2249 /* defines for CurrentStatus field */
2250 #define MPI2_SASIOUNIT6_STATUS_UNAVAILABLE (0x00)
2251 #define MPI2_SASIOUNIT6_STATUS_UNCONFIGURED (0x01)
2252 #define MPI2_SASIOUNIT6_STATUS_INVALID_CONFIG (0x02)
2253 #define MPI2_SASIOUNIT6_STATUS_LINK_DOWN (0x03)
2254 #define MPI2_SASIOUNIT6_STATUS_OBSERVATION_ONLY (0x04)
2255 #define MPI2_SASIOUNIT6_STATUS_INACTIVE (0x05)
2256 #define MPI2_SASIOUNIT6_STATUS_ACTIVE_IOUNIT (0x06)
2257 #define MPI2_SASIOUNIT6_STATUS_ACTIVE_HOST (0x07)

2259 /* defines for CurrentModulation field */
2260 #define MPI2_SASIOUNIT6_MODULATION_25_PERCENT (0x00)
2261 #define MPI2_SASIOUNIT6_MODULATION_50_PERCENT (0x01)
2262 #define MPI2_SASIOUNIT6_MODULATION_75_PERCENT (0x02)
2263 #define MPI2_SASIOUNIT6_MODULATION_100_PERCENT (0x03)

2265 /*
2266 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2267 * one and check the value returned for NumGroups at runtime.
2268 */
2269 #ifndef MPI2_SAS_IOUNIT6_GROUP_MAX
2270 #define MPI2_SAS_IOUNIT6_GROUP_MAX (1)
2271 #endif

2273 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_6
2274 {
2275     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2276     U32         Reserved1;                  /* 0x08 */
2277     U32         Reserved2;                  /* 0x0C */
2278     U8          NumGroups;                  /* 0x10 */
2279     U8          Reserved3;                  /* 0x11 */
2280     U16         Reserved4;                  /* 0x12 */
2281     MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS
2282     PortWidthModulationGroupStatus[MPI2_SAS_IOUNIT6_GROUP_MAX]; /* 0x14 */
2283 } MPI2_CONFIG_PAGE_SASIOUNIT_6,
2284 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_6,
2285 Mpi2SasIOUnitPage6_t, MPI2_POINTER pMpi2SasIOUnitPage6_t;

2287 #define MPI2_SASIOUNITPAGE6_PAGEVERSION (0x00)

2290 /* SAS IO Unit Page 7 */

2292 typedef struct _MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS

```

```

2293 {
2294     U8           Flags;                /* 0x00 */
2295     U8           Reserved1;           /* 0x01 */
2296     U16          Reserved2;           /* 0x02 */
2297     U8           Threshold75Pct;      /* 0x04 */
2298     U8           Threshold50Pct;      /* 0x05 */
2299     U8           Threshold25Pct;      /* 0x06 */
2300     U8           Reserved3;           /* 0x07 */
2301 } MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,
2302 MPI2_POINTER PTR_MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,
2303 Mpi2SasIOUnit7PortWidthModGroupSettings_t,
2304 MPI2_POINTER pMpi2SasIOUnit7PortWidthModGroupSettings_t;

2306 /* defines for Flags field */
2307 #define MPI2_SASIOUNIT7_FLAGS_ENABLE_PORT_WIDTH_MODULATION (0x01)

2310 /*
2311  * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2312  * one and check the value returned for NumGroups at runtime.
2313  */
2314 #ifndef MPI2_SAS_IOUNIT7_GROUP_MAX
2315 #define MPI2_SAS_IOUNIT7_GROUP_MAX (1)
2316 #endif

2318 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_7
2319 {
2320     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;          /* 0x00 */
2321     U8           SamplingInterval;    /* 0x08 */
2322     U8           WindowLength;        /* 0x09 */
2323     U16          Reserved1;           /* 0x0A */
2324     U32          Reserved2;           /* 0x0C */
2325     U32          Reserved3;           /* 0x10 */
2326     U8           NumGroups;           /* 0x14 */
2327     U8           Reserved4;           /* 0x15 */
2328     U16          Reserved5;           /* 0x16 */
2329     MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS
2330     PortWidthModulationGroupSettings[MPI2_SAS_IOUNIT7_GROUP_MAX]; /* 0x18 */
2331 } MPI2_CONFIG_PAGE_SASIOUNIT_7,
2332 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_7,
2333 Mpi2SasIOUnitPage7_t, MPI2_POINTER pMpi2SasIOUnitPage7_t;

2335 #define MPI2_SASIOUNITPAGE7_PAGEVERSION (0x00)

2338 /* SAS IO Unit Page 8 */

2340 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_8
2341 {
2342     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;          /* 0x00 */
2343     U32          Reserved1;           /* 0x08 */
2344     U32          PowerManagementCapabilities; /* 0x0C */
2345     U8           TxRxSleepStatus;     /* 0x10 */
2346     U8           Reserved2;           /* 0x11 */
2347     U16          Reserved3;           /* 0x12 */
2348 } MPI2_CONFIG_PAGE_SASIOUNIT_8,
2349 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT_8,
2350 Mpi2SasIOUnitPage8_t, MPI2_POINTER pMpi2SasIOUnitPage8_t;

2352 #define MPI2_SASIOUNITPAGE8_PAGEVERSION (0x00)

2354 /* defines for PowerManagementCapabilities field */
2355 #define MPI2_SASIOUNIT8_PM_HOST_PORT_WIDTH_MOD (0x00001000)
2356 #define MPI2_SASIOUNIT8_PM_HOST_SAS_SLUMBER_MODE (0x00000800)
2357 #define MPI2_SASIOUNIT8_PM_HOST_SAS_PARTIAL_MODE (0x00000400)
2358 #define MPI2_SASIOUNIT8_PM_HOST_SATA_SLUMBER_MODE (0x00000200)

```

```

2359 #define MPI2_SASIOUNIT8_PM_HOST_SATA_PARTIAL_MODE (0x00000100)
2360 #define MPI2_SASIOUNIT8_PM_IOUNIT_PORT_WIDTH_MOD (0x00000010)
2361 #define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_SLUMBER_MODE (0x00000008)
2362 #define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_PARTIAL_MODE (0x00000004)
2363 #define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_SLUMBER_MODE (0x00000002)
2364 #define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_PARTIAL_MODE (0x00000001)

2366 /* defines for TxRxSleepStatus field */
2367 #define MPI25_SASIOUNIT8_TXRXSLEEP_UNSUPPORTED (0x00)
2368 #define MPI25_SASIOUNIT8_TXRXSLEEP_DISENGAGED (0x01)
2369 #define MPI25_SASIOUNIT8_TXRXSLEEP_ACTIVE (0x02)
2370 #define MPI25_SASIOUNIT8_TXRXSLEEP_SHUTDOWN (0x03)

2374 /* SAS IO Unit Page 16 */

2376 typedef struct _MPI2_CONFIG_PAGE_SASIOUNIT16
2377 {
2378     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;          /* 0
2379     U64         TimeStamp;                          /* 0
2380     U32          Reserved1;                          /* 0
2381     U32          Reserved2;                          /* 0
2382     U32          FastPathPendedRequests;             /* 0
2383     U32          FastPathUnPendedRequests;           /* 0
2384     U32          FastPathHostRequestStarts;          /* 0
2385     U32          FastPathFirmwareRequestStarts;     /* 0
2386     U32          FastPathHostCompletions;            /* 0
2387     U32          FastPathFirmwareCompletions;        /* 0
2388     U32          NonFastPathRequestStarts;           /* 0
2389     U32          NonFastPathHostCompletions;         /* 0
2390 } MPI2_CONFIG_PAGE_SASIOUNIT16,
2391 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SASIOUNIT16,
2392 Mpi2SasIOUnitPage16_t, MPI2_POINTER pMpi2SasIOUnitPage16_t;

2394 #define MPI2_SASIOUNITPAGE16_PAGEVERSION (0x00)

2397 /*****
2398  * SAS Expander Config Pages
2399  *****/

2401 /* SAS Expander Page 0 */

2403 typedef struct _MPI2_CONFIG_PAGE_EXPANDER_0
2404 {
2405     MPI2_CONFIG_EXTENDED_PAGE_HEADER Header;          /* 0x00 */
2406     U8           PhysicalPort;                       /* 0x08 */
2407     U8           ReportGenLength;                    /* 0x09 */
2408     U16          EnclosureHandle;                    /* 0x0A */
2409     U64          SASAddress;                          /* 0x0C */
2410     U32          DiscoveryStatus;                    /* 0x14 */
2411     U16          DevHandle;                          /* 0x18 */
2412     U16          ParentDevHandle;                    /* 0x1A */
2413     U16          ExpanderChangeCount;                /* 0x1C */
2414     U16          ExpanderRouteIndexes;               /* 0x1E */
2415     U8           NumPhys;                            /* 0x20 */
2416     U8           SASLevel;                           /* 0x21 */
2417     U16          Flags;                              /* 0x22 */
2418     U16          STPBusInactivityTimeLimit;          /* 0x24 */
2419     U16          STPMaxConnectTimeLimit;             /* 0x26 */
2420     U16          STP_SMP_NexusLossTime;              /* 0x28 */
2421     U16          MaxNumRoutedSasAddresses;           /* 0x2A */
2422     U64          ActiveZoneManagerSasAddress;        /* 0x2C */
2423     U16          ZoneLockInactivityLimit;            /* 0x34 */
2424     U16          Reserved1;                          /* 0x36 */

```

```

2425 U8 TimeToReducedFunc; /* 0x38 */
2426 U8 InitialTimeToReducedFunc; /* 0x39 */
2427 U8 MaxReducedFuncTime; /* 0x3A */
2428 U8 Reserved2; /* 0x3B */
2429 } MPI2_CONFIG_PAGE_EXPANDER_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_EXPANDER_0,
unchanged_portion_omitted
2498 Mpi2ExpanderPage1_t, MPI2_POINTER pMpi2ExpanderPage1_t;

2500 #define MPI2_SASEXPANDER1_PAGEVERSION (0x02)

2502 /* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */
2504 /* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */
2506 /* use MPI2_SAS_PHYINFO_ for the PhyInfo field */
2508 /* see mpi2_sas.h for the MPI2_SAS_DEVICE_INFO_ defines used for the AttachedDev
2510 /* use MPI2_SAS_NEG_LINK_RATE_ defines for the NegotiatedLinkRate field */

2060 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2512 /* values for SAS Expander Page 1 DiscoveryInfo field */
2513 #define MPI2_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED (0x04)
2514 #define MPI2_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE (0x02)
2515 #define MPI2_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES (0x01)

2517 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2520 /*****
2521 * SAS Device Config Pages
2522 *****/

2524 /* SAS Device Page 0 */

2526 typedef struct _MPI2_CONFIG_PAGE_SAS_DEV_0
2527 {
2528 MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2529 U16 Slot; /* 0x08 */
2530 U16 EnclosureHandle; /* 0x0A */
2531 U64 SASAddress; /* 0x0C */
2532 U16 ParentDevHandle; /* 0x14 */
2533 U8 PhyNum; /* 0x16 */
2534 U8 AccessStatus; /* 0x17 */
2535 U16 DevHandle; /* 0x18 */
2536 U8 AttachedPhyIdentifier; /* 0x1A */
2537 U8 ZoneGroup; /* 0x1B */
2538 U32 DeviceInfo; /* 0x1C */
2539 U16 Flags; /* 0x20 */
2540 U8 PhysicalPort; /* 0x22 */
2541 U8 MaxPortConnections; /* 0x23 */
2542 U64 DeviceName; /* 0x24 */
2543 U8 PortGroups; /* 0x2C */
2544 U8 DmaGroup; /* 0x2D */
2545 U8 ControlGroup; /* 0x2E */
2546 U8 EnclosureLevel; /* 0x2F */
2547 U8 ConnectorName[4]; /* 0x30 */
2094 U8 Reserved1; /* 0x2F */
2095 U32 Reserved2; /* 0x30 */
2548 U32 Reserved3; /* 0x34 */
2549 } MPI2_CONFIG_PAGE_SAS_DEV_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_DEV_0,
2550 Mpi2SasDevicePage0_t, MPI2_POINTER pMpi2SasDevicePage0_t;

2552 #define MPI2_SASDEVICE0_PAGEVERSION (0x09)
2100 #define MPI2_SASDEVICE0_PAGEVERSION (0x08)

```

```

2554 /* values for SAS Device Page 0 AccessStatus field */
2555 #define MPI2_SAS_DEVICE0_ASTATUS_NO_ERRORS (0x00)
2556 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED (0x01)
2557 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED (0x02)
2558 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT (0x03)
2559 #define MPI2_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION (0x04)
2560 #define MPI2_SAS_DEVICE0_ASTATUS_ROUTE_NOT_ADDRESSABLE (0x05)
2561 #define MPI2_SAS_DEVICE0_ASTATUS_SMP_ERROR_NOT_ADDRESSABLE (0x06)
2562 #define MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED (0x07)
2563 /* specific values for SATA Init failures */
2564 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN (0x10)
2565 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT (0x11)
2566 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_DIAG (0x12)
2567 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION (0x13)
2568 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER (0x14)
2569 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_PIO_SN (0x15)
2570 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN (0x16)
2571 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN (0x17)
2572 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION (0x18)
2573 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE (0x19)
2574 #define MPI2_SAS_DEVICE0_ASTATUS_SIF_MAX (0x1F)

2576 /* see mpi2_sas.h for values for SAS Device Page 0 DeviceInfo values */

2578 /* values for SAS Device Page 0 Flags field */
2579 #define MPI2_SAS_DEVICE0_FLAGS_UNAUTHORIZED_DEVICE (0x8000)
2580 #define MPI2_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH (0x4000)
2581 #define MPI2_SAS_DEVICE0_FLAGS_FAST_PATH_CAPABLE (0x2000)
2582 #define MPI2_SAS_DEVICE0_FLAGS_SLUMBER_PM_CAPABLE (0x1000)
2583 #define MPI2_SAS_DEVICE0_FLAGS_PARTIAL_PM_CAPABLE (0x0800)
2584 #define MPI2_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY (0x0400)
2585 #define MPI2_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE (0x0200)
2586 #define MPI2_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE (0x0100)
2587 #define MPI2_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED (0x0080)
2588 #define MPI2_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED (0x0040)
2589 #define MPI2_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED (0x0020)
2590 #define MPI2_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED (0x0010)
2591 #define MPI2_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH (0x0008)
2592 #define MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID (0x0002)
2593 #define MPI2_SAS_DEVICE0_FLAGS_DEVICE_PRESENT (0x0001)

2596 /* SAS Device Page 1 */

2598 typedef struct _MPI2_CONFIG_PAGE_SAS_DEV_1
2599 {
2600 MPI2_CONFIG_EXTENDED_PAGE_HEADER Header; /* 0x00 */
2601 U32 Reserved1; /* 0x08 */
2602 U64 SASAddress; /* 0x0C */
2603 U32 Reserved2; /* 0x14 */
2604 U16 DevHandle; /* 0x18 */
2605 U16 Reserved3; /* 0x1A */
2606 U8 InitialRegDeviceFIS[20]; /* 0x1C */
2607 } MPI2_CONFIG_PAGE_SAS_DEV_1, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_DEV_1,
unchanged_portion_omitted
2637 Mpi2SasPhyPage0_t, MPI2_POINTER pMpi2SasPhyPage0_t;

2639 #define MPI2_SASPHY0_PAGEVERSION (0x03)

2641 /* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */

2643 /* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */

2645 /* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */

```



```

2806     U8                Reserved2;          /* 0x0A */
2807     U8                Flags;              /* 0x0B */
2808     U8                InitialFrame[28];   /* 0x0C */
2809 } MPI2_CONFIG_PAGE_SAS_PHY_4, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_PHY_4,
2810     Mpi2SasPhyPage4_t, MPI2_POINTER pMpi2SasPhyPage4_t;

2812 #define MPI2_SASPHY4_PAGEVERSION          (0x00)

2814 /* values for the Flags field */
2815 #define MPI2_SASPHY4_FLAGS_FRAME_VALID    (0x02)
2816 #define MPI2_SASPHY4_FLAGS_SATA_FRAME    (0x01)

2821 /*****
2822 * SAS Port Config Pages
2823 *****/

2825 /* SAS Port Page 0 */

2827 typedef struct _MPI2_CONFIG_PAGE_SAS_PORT_0
2828 {
2829     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00 */
2830     U8                                PortNumber;       /* 0x08 */
2831     U8                                PhysicalPort;     /* 0x09 */
2832     U8                                PortWidth;       /* 0x0A */
2833     U8                                PhysicalPortWidth; /* 0x0B */
2834     U8                                ZoneGroup;       /* 0x0C */
2835     U8                                Reserved1;       /* 0x0D */
2836     U16                               Reserved2;       /* 0x0E */
2837     U64                               SASAddress;      /* 0x10 */
2838     U32                               DeviceInfo;     /* 0x18 */
2839     U32                               Reserved3;      /* 0x1C */
2840     U32                               Reserved4;      /* 0x20 */
2841 } MPI2_CONFIG_PAGE_SAS_PORT_0, MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_PORT_0,
2842     Mpi2SasPortPage0_t, MPI2_POINTER pMpi2SasPortPage0_t;

2844 #define MPI2_SASPORT0_PAGEVERSION        (0x00)

2846 /* see mpi2_sas.h for values for SAS Port Page 0 DeviceInfo values */

2849 /*****
2850 * SAS Enclosure Config Pages
2851 *****/

2853 /* SAS Enclosure Page 0 */

2855 typedef struct _MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0
2856 {
2857     MPI2_CONFIG_EXTENDED_PAGE_HEADER  Header;          /* 0x00 */
2858     U32                               Reserved1;       /* 0x08 */
2859     U64                               EnclosureLogicalID; /* 0x0C */
2860     U16                               Flags;          /* 0x14 */
2861     U16                               EnclosureHandle; /* 0x16 */
2862     U16                               NumSlots;       /* 0x18 */
2863     U16                               StartSlot;     /* 0x1A */
2864     U8                                Reserved2;     /* 0x1C */
2865     U8                                EnclosureLevel; /* 0x1D */
2866     U16                               Reserved3;     /* 0x1E */
2867     U32                               Reserved4;     /* 0x20 */
2868     U32                               Reserved5;     /* 0x24 */
2869 } MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,
2870     MPI2_POINTER PTR_MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,

```

```

2871     Mpi2SasEnclosurePage0_t, MPI2_POINTER pMpi2SasEnclosurePage0_t;

2873 #define MPI2_SASENCLOSURE0_PAGEVERSION    (0x04)
2895 #define MPI2_SASENCLOSURE0_PAGEVERSION    (0x03)

2875 /* values for SAS Enclosure Page 0 Flags field */
2876 #define MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID (0x0010)
2877 #define MPI2_SAS_ENCLS0_FLAGS_MNG_MASK        (0x000F)
2878 #define MPI2_SAS_ENCLS0_FLAGS_MNG_UNKNOWN    (0x0000)
2879 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SES    (0x0001)
2880 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO (0x0002)
2881 #define MPI2_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO (0x0003)
2882 #define MPI2_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE (0x0004)
2883 #define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO  (0x0005)

2886 /*****
2887 * Log Config Page
2888 *****/

2890 /* Log Page 0 */

2892 /*
2893 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2894 * one and check the value returned for NumLogEntries at runtime.
2415 * one and check Header.ExtPageLength or NumPhys at runtime.
2895 */
2896 #ifndef MPI2_LOG_0_NUM_LOG_ENTRIES
2897 #define MPI2_LOG_0_NUM_LOG_ENTRIES          (1)
2898 #endif

2900 #define MPI2_LOG_0_LOG_DATA_LENGTH         (0x1C)

2902 typedef struct _MPI2_LOG_0_ENTRY
2903 {
2904     U64                TimeStamp;          /* 0x00 */
2905     U32                Reserved1;         /* 0x08 */
2906     U16                LogSequence;       /* 0x0C */
2907     U16                LogEntryQualifier; /* 0x0E */
2908     U8                 VP_ID;             /* 0x10 */
2909     U8                 VF_ID;             /* 0x11 */
2910     U16                Reserved2;         /* 0x12 */
2911     U8                 LogData[MPI2_LOG_0_LOG_DATA_LENGTH]; /* 0x14 */
2912 } MPI2_LOG_0_ENTRY, MPI2_POINTER PTR_MPI2_LOG_0_ENTRY,
2913     Mpi2LogPage0_t, MPI2_POINTER pMpi2LogPage0_t;

2933 #define MPI2_LOG_0_PAGEVERSION            (0x02)

2936 /*****
2937 * RAID Config Page
2938 *****/

2940 /* RAID Page 0 */

2942 /*
2943 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
2944 * one and check the value returned for NumElements at runtime.
2465 * one and check Header.ExtPageLength or NumPhys at runtime.
2945 */
2946 #ifndef MPI2_RAIDCONFIG0_MAX_ELEMENTS
2947 #define MPI2_RAIDCONFIG0_MAX_ELEMENTS      (1)
2948 #endif

2950 typedef struct _MPI2_RAIDCONFIG0_CONFIG_ELEMENT

```

```
2951 {
2952     U16             ElementFlags;           /* 0x00 */
2953     U16             VolDevHandle;          /* 0x02 */
2954     U8              HotSparePool;         /* 0x04 */
2955     U8              PhysDiskNum;         /* 0x05 */
2956     U16             PhysDiskDevHandle;    /* 0x06 */
2957 } MPI2_RAIDCONFIG0_CONFIG_ELEMENT,
    unchanged portion omitted
3117     MPI2_POINTER pMpi2EthernetPage1_t;

3119 #define MPI2_ETHERNETPAGE1_PAGEVERSION    (0x00)

3121 /* values for Ethernet Page 1 Flags field */
3122 #define MPI2_ETHPG1_FLAG_SET_DEFAULT_IF    (0x00000100)
3123 #define MPI2_ETHPG1_FLAG_ENABLE_FW_DOWNLOAD (0x00000080)
3124 #define MPI2_ETHPG1_FLAG_ENABLE_TELNET    (0x00000040)
3125 #define MPI2_ETHPG1_FLAG_ENABLE_SSH2     (0x00000020)
3126 #define MPI2_ETHPG1_FLAG_ENABLE_DHCP_CLIENT (0x00000010)
3127 #define MPI2_ETHPG1_FLAG_ENABLE_IPV6     (0x00000008)
3128 #define MPI2_ETHPG1_FLAG_ENABLE_IPV4     (0x00000004)
3129 #define MPI2_ETHPG1_FLAG_USE_IPV6_ADDRESSES (0x00000002)
3130 #define MPI2_ETHPG1_FLAG_ENABLE_ETH_IF    (0x00000001)

3132 /* values for Ethernet Page 1 MediaState field */
3133 #define MPI2_ETHPG1_MS_DUPLEX_MASK        (0x80)
3134 #define MPI2_ETHPG1_MS_HALF_DUPLEX       (0x00)
3135 #define MPI2_ETHPG1_MS_FULL_DUPLEX       (0x80)

3137 #define MPI2_ETHPG1_MS_DATA_RATE_MASK    (0x07)
3138 #define MPI2_ETHPG1_MS_DATA_RATE_AUTO    (0x00)
3139 #define MPI2_ETHPG1_MS_DATA_RATE_10MBIT (0x01)
3140 #define MPI2_ETHPG1_MS_DATA_RATE_100MBIT (0x02)
3141 #define MPI2_ETHPG1_MS_DATA_RATE_1GBIT   (0x03)

3144 /*****
3145  *   Extended Manufacturing Config Pages
3146  *****/

3148 /*
3149  *   Generic structure to use for product-specific extended manufacturing pages
3150  *   (currently Extended Manufacturing Page 40 through Extended Manufacturing
3151  *   Page 60).
3152  */

3154 typedef struct _MPI2_CONFIG_PAGE_EXT_MAN_PS
3155 {
3156     MPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;           /* 0x00 */
3157     U32                                  ProductSpecificInfo; /* 0x08 */
3158 } MPI2_CONFIG_PAGE_EXT_MAN_PS,
3159 MPI2_POINTER PTR_MPI2_CONFIG_PAGE_EXT_MAN_PS,
3160     MPI2_POINTER pMpi2ExtManufacturingPagePS_t;

3162 /* PageVersion should be provided by product-specific code */

3164 #endif
```

```

*****
6995 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_hbd.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 /*
31  * Copyright (c) 2009-2011 LSI Corporation.
32  *
33  *
34  * Name: mpi2_hbd.h
35  * Title: MPI Host Based Discovery messages and structures
36  * Creation Date: October 21, 2009
37  *
38  * mpi2_hbd.h Version: 02.00.02
39  *
40  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
41  * prefix are for use only on MPI v2.5 products, and must not be used
42  * with MPI v2.0 products. Unless otherwise noted, names beginning with
43  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
44  *
45  * Version History
46  * -----
47  *
48  * Date Version Description
49  * -----
50  * 10-28-09 02.00.00 Initial version.
51  * 08-11-10 02.00.01 Removed PortGroups, DmaGroup, and ControlGroup from
52  * HBD Action request, replaced by AdditionalInfo field.
53  * 11-18-11 02.00.02 Incorporating additions for MPI v2.5.
54  * -----
55  */
57 #ifndef MPI2_HBD_H
58 #define MPI2_HBD_H
60 /*****
61  * Host Based Discovery Action messages

```

```

62 *****/
64 /* Host Based Discovery Action Request Message */
65 typedef struct _MPI2_HBD_ACTION_REQUEST
66 {
67     U8 Operation; /* 0x00 */
68     U8 Reserved1; /* 0x01 */
69     U8 ChainOffset; /* 0x02 */
70     U8 Function; /* 0x03 */
71     U16 DevHandle; /* 0x04 */
72     U8 Reserved2; /* 0x06 */
73     U8 MsgFlags; /* 0x07 */
74     U8 VP_ID; /* 0x08 */
75     U8 VF_ID; /* 0x09 */
76     U16 Reserved3; /* 0x0A */
77     U32 Reserved4; /* 0x0C */
78     U64 SASAddress; /* 0x10 */
79     U32 Reserved5; /* 0x18 */
80     U32 HbdDeviceInfo; /* 0x1C */
81     U16 ParentDevHandle; /* 0x20 */
82     U16 MaxQDepth; /* 0x22 */
83     U8 FirstPhyIdentifier; /* 0x24 */
84     U8 Port; /* 0x25 */
85     U8 MaxConnections; /* 0x26 */
86     U8 MaxRate; /* 0x27 */
87     U32 AdditionalInfo; /* 0x28 */
88     U16 InitialAWT; /* 0x2C */
89     U16 Reserved7; /* 0x2E */
90     U32 Reserved8; /* 0x30 */
91 } MPI2_HBD_ACTION_REQUEST, MPI2_POINTER PTR_MPI2_HBD_ACTION_REQUEST,
92 Mpi2HbdActionRequest_t, MPI2_POINTER pMpi2HbdActionRequest_t;
94 /* values for the Operation field */
95 #define MPI2_HBD_OP_ADD_DEVICE (0x01)
96 #define MPI2_HBD_OP_REMOVE_DEVICE (0x02)
97 #define MPI2_HBD_OP_UPDATE_DEVICE (0x03)
99 /* values for the HbdDeviceInfo field */
100 #define MPI2_HBD_DEVICE_INFO_VIRTUAL_DEVICE (0x00004000)
101 #define MPI2_HBD_DEVICE_INFO_ATAPI_DEVICE (0x00002000)
102 #define MPI2_HBD_DEVICE_INFO_DIRECT_ATTACH (0x00000800)
103 #define MPI2_HBD_DEVICE_INFO_SSP_TARGET (0x00000400)
104 #define MPI2_HBD_DEVICE_INFO_STP_TARGET (0x00000200)
105 #define MPI2_HBD_DEVICE_INFO_SMP_TARGET (0x00000100)
106 #define MPI2_HBD_DEVICE_INFO_SATA_DEVICE (0x00000080)
107 #define MPI2_HBD_DEVICE_INFO_SSP_INITIATOR (0x00000040)
108 #define MPI2_HBD_DEVICE_INFO_STP_INITIATOR (0x00000020)
109 #define MPI2_HBD_DEVICE_INFO_SMP_INITIATOR (0x00000010)
110 #define MPI2_HBD_DEVICE_INFO_SATA_HOST (0x00000008)
112 #define MPI2_HBD_DEVICE_INFO_MASK_DEVICE_TYPE (0x00000007)
113 #define MPI2_HBD_DEVICE_INFO_NO_DEVICE (0x00000000)
114 #define MPI2_HBD_DEVICE_INFO_END_DEVICE (0x00000001)
115 #define MPI2_HBD_DEVICE_INFO_EDGE_EXPANDER (0x00000002)
116 #define MPI2_HBD_DEVICE_INFO_FANOUT_EXPANDER (0x00000003)
118 /* values for the MaxRate field */
119 #define MPI2_HBD_MAX_RATE_MASK (0x0F)
120 #define MPI2_HBD_MAX_RATE_1_5 (0x08)
121 #define MPI2_HBD_MAX_RATE_3_0 (0x09)
122 #define MPI2_HBD_MAX_RATE_6_0 (0x0A)
123 #define MPI25_HBD_MAX_RATE_12_0 (0x0B)
126 /* Host Based Discovery Action Reply Message */
127 typedef struct _MPI2_HBD_ACTION_REPLY

```

```
128 {
129     U8           Operation;           /* 0x00 */
130     U8           Reserved1;          /* 0x01 */
131     U8           MsgLength;          /* 0x02 */
132     U8           Function;           /* 0x03 */
133     U16          DevHandle;           /* 0x04 */
134     U8           Reserved2;          /* 0x06 */
135     U8           MsgFlags;           /* 0x07 */
136     U8           VP_ID;              /* 0x08 */
137     U8           VF_ID;              /* 0x09 */
138     U16          Reserved3;          /* 0x0A */
139     U16          Reserved4;          /* 0x0C */
140     U16          IOCStatus;          /* 0x0E */
141     U32          IOCLogInfo;         /* 0x10 */
142 } MPI2_HBD_ACTION_REPLY, MPI2_POINTER PTR_MPI2_HBD_ACTION_REPLY,
143   Mpi2HbdActionReply_t, MPI2_POINTER pMpi2HbdActionReply_t;

146 #endif
```

\*\*\*\*\*
37705 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_history.txt
NEX-1888 upstream
\*\*\*\*\*

```
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 =====
31 Fusion-MPT MPI 2.0 / 2.5 Header File Change History
32 =====
34 Copyright (c) 2000-2013 LSI Corporation.
36 -----
37 Header Set Release Version: 02.00.33
38 Header Set Release Date: 12-05-13
39 -----
41 Filename Current version Prior version
42 -----
43 mpi2.h 02.00.33 02.00.32
44 mpi2_cnfg.h 02.00.27 02.00.26
45 mpi2_init.h 02.00.15 02.00.15
46 mpi2_ioc.h 02.00.24 02.00.23
47 mpi2_raid.h 02.00.10 02.00.10
48 mpi2_sas.h 02.00.08 02.00.08
49 mpi2_targ.h 02.00.06 02.00.06
50 mpi2_tool.h 02.00.11 02.00.11
51 mpi2_type.h 02.00.00 02.00.00
52 mpi2_ra.h 02.00.00 02.00.00
53 mpi2_hbd.h 02.00.02 02.00.02
54 mpi2_history.txt 02.00.33 02.00.32
57 * Date Version Description
58 * -----
60 mpi2.h
61 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
```

```
62 * 06-04-07 02.00.01 Bumped MPI2_HEADER_VERSION_UNIT.
63 * 06-26-07 02.00.02 Bumped MPI2_HEADER_VERSION_UNIT.
64 * 08-31-07 02.00.03 Bumped MPI2_HEADER_VERSION_UNIT.
65 * Moved ReplyPostHostIndex register to offset 0x6C of the
66 * MPI2_SYSTEM_INTERFACE_REGS and modified the define for
67 * MPI2_REPLY_POST_HOST_INDEX_OFFSET.
68 * Added union of request descriptors.
69 * Added union of reply descriptors.
70 * 10-31-07 02.00.04 Bumped MPI2_HEADER_VERSION_UNIT.
71 * Added define for MPI2_VERSION_02_00.
72 * Fixed the size of the FunctionDependent5 field in the
73 * MPI2_DEFAULT_REPLY structure.
74 * 12-18-07 02.00.05 Bumped MPI2_HEADER_VERSION_UNIT.
75 * Removed the MPI-defined Fault Codes and extended the
76 * product specific codes up to 0xEFFF.
77 * Added a sixth key value for the WriteSequence register
78 * and changed the flush value to 0x0.
79 * Added message function codes for Diagnostic Buffer Post
80 * and Diagnostic Release.
81 * New IOCStatus define: MPI2_IOCSTATUS_DIAGNOSTIC_RELEASED
82 * Moved MPI2_VERSION_UNION from mpi2_ioc.h.
83 * 02-29-08 02.00.06 Bumped MPI2_HEADER_VERSION_UNIT.
84 * 03-03-08 02.00.07 Bumped MPI2_HEADER_VERSION_UNIT.
85 * 05-21-08 02.00.08 Bumped MPI2_HEADER_VERSION_UNIT.
86 * Added #defines for marking a reply descriptor as unused.
87 * 06-27-08 02.00.09 Bumped MPI2_HEADER_VERSION_UNIT.
88 * 10-02-08 02.00.10 Bumped MPI2_HEADER_VERSION_UNIT.
89 * Moved LUN field defines from mpi2_init.h.
90 * 01-19-09 02.00.11 Bumped MPI2_HEADER_VERSION_UNIT.
91 * 05-06-09 02.00.12 Bumped MPI2_HEADER_VERSION_UNIT.
92 * In all request and reply descriptors, replaced VF_ID
93 * field with MSIxIndex field.
94 * Removed DevHandle field from
95 * MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR and made those
96 * bytes reserved.
97 * Added RAID Accelerator functionality.
98 * 07-30-09 02.00.13 Bumped MPI2_HEADER_VERSION_UNIT.
99 * 10-28-09 02.00.14 Bumped MPI2_HEADER_VERSION_UNIT.
100 * Added MSI-x index mask and shift for Reply Post Host
101 * Index register.
102 * Added function code for Host Based Discovery Action.
103 * 02-10-10 02.00.15 Bumped MPI2_HEADER_VERSION_UNIT.
104 * Added define for MPI2_FUNCTION_PWR_MGMT_CONTROL.
105 * Added defines for product-specific range of message
106 * function codes, 0xF0 to 0xFF.
107 * 05-12-10 02.00.16 Bumped MPI2_HEADER_VERSION_UNIT.
108 * Added alternative defines for the SGE Direction bit.
109 * 08-11-10 02.00.17 Bumped MPI2_HEADER_VERSION_UNIT.
110 * 11-10-10 02.00.18 Bumped MPI2_HEADER_VERSION_UNIT.
111 * Added MPI2_IEEE_SGE_FLAGS_SYSTEMPLBCPI_ADDR define.
112 * 02-23-11 02.00.19 Bumped MPI2_HEADER_VERSION_UNIT.
113 * Added MPI2_FUNCTION_SEND_HOST_MESSAGE.
114 * 03-09-11 02.00.20 Bumped MPI2_HEADER_VERSION_UNIT.
115 * 05-25-11 02.00.21 Bumped MPI2_HEADER_VERSION_UNIT.
116 * 08-24-11 02.00.22 Bumped MPI2_HEADER_VERSION_UNIT.
117 * 11-18-11 02.00.23 Bumped MPI2_HEADER_VERSION_UNIT.
118 * Incorporating additions for MPI v2.5.
119 * 02-06-12 02.00.24 Bumped MPI2_HEADER_VERSION_UNIT.
120 * 03-29-12 02.00.25 Bumped MPI2_HEADER_VERSION_UNIT.
121 * Added Hard Reset delay timings.
122 * 07-10-12 02.00.26 Bumped MPI2_HEADER_VERSION_UNIT.
123 * 07-26-12 02.00.27 Bumped MPI2_HEADER_VERSION_UNIT.
124 * 11-27-12 02.00.28 Bumped MPI2_HEADER_VERSION_UNIT.
125 * 12-20-12 02.00.29 Bumped MPI2_HEADER_VERSION_UNIT.
126 * Added MPI25_SUP_REPLY_POST_HOST_INDEX_OFFSET.
127 * 04-09-13 02.00.30 Bumped MPI2_HEADER_VERSION_UNIT.
```

```

128 * 04-17-13 02.00.31 Bumped MPI2_HEADER_VERSION_UNIT.
129 * 08-19-13 02.00.32 Bumped MPI2_HEADER_VERSION_UNIT.
130 * 12-05-13 02.00.33 Bumped MPI2_HEADER_VERSION_UNIT.
131 * -----
133 mpi2_cnfg.h
134 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
135 * 06-04-07 02.00.01 Added defines for SAS IO Unit Page 2 PhyFlags.
136 * Added Manufacturing Page 11.
137 * Added MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE
138 * define.
139 * 06-26-07 02.00.02 Adding generic structure for product-specific
140 * Manufacturing pages: MPI2_CONFIG_PAGE_MANUFACTURING_PS.
141 * Rework of BIOS Page 2 configuration page.
142 * Fixed MPI2_BIOSPAGE2_BOOT_DEVICE to be a union of the
143 * forms.
144 * Added configuration pages IOC Page 8 and Driver
145 * Persistent Mapping Page 0.
146 * 08-31-07 02.00.03 Modified configuration pages dealing with Integrated
147 * RAID (Manufacturing Page 4, RAID Volume Pages 0 and 1,
148 * RAID Physical Disk Pages 0 and 1, RAID Configuration
149 * Page 0).
150 * Added new value for AccessStatus field of SAS Device
151 * Page 0 (_SATA_NEEDS_INITIALIZATION).
152 * 10-31-07 02.00.04 Added missing SEPDevHandle field to
153 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
154 * 12-18-07 02.00.05 Modified IO Unit Page 0 to use 32-bit version fields for
155 * NVDATA.
156 * Modified IOC Page 7 to use masks and added field for
157 * SASBroadcastPrimitiveMasks.
158 * Added MPI2_CONFIG_PAGE_BIOS_4.
159 * Added MPI2_CONFIG_PAGE_LOG_0.
160 * 02-29-08 02.00.06 Modified various names to make them 32-character unique.
161 * Added SAS Device IDs.
162 * Updated Integrated RAID configuration pages including
163 * Manufacturing Page 4, IOC Page 6, and RAID Configuration
164 * Page 0.
165 * 05-21-08 02.00.07 Added define MPI2_MANPAGE4_MIX_SSD_SAS_SATA.
166 * Added define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION.
167 * Fixed define MPI2_IOCPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING.
168 * Added missing MaxNumRoutedSasAddresses field to
169 * MPI2_CONFIG_PAGE_EXPANDER_0.
170 * Added SAS Port Page 0.
171 * Modified structure layout for
172 * MPI2_CONFIG_PAGE_DRIVER_MAPPING_0.
173 * 06-27-08 02.00.08 Changed MPI2_CONFIG_PAGE_RD_PDISK_1 to use
174 * MPI2_RAID_PHYS_DISK1_PATH_MAX to size the array.
175 * 10-02-08 02.00.09 Changed MPI2_RAID_PGAD_CONFIGNUM_MASK from 0x0000FFFF
176 * to 0x000000FF.
177 * Added two new values for the Physical Disk Coercion Size
178 * bits in the Flags field of Manufacturing Page 4.
179 * Added product-specific Manufacturing pages 16 to 31.
180 * Modified Flags bits for controlling write cache on SATA
181 * drives in IO Unit Page 1.
182 * Added new bit to AdditionalControlFlags of SAS IO Unit
183 * Page 1 to control Invalid Topology Correction.
184 * Added SupportedPhysDisks field to RAID Volume Page 1 and
185 * added related defines.
186 * Added additional defines for RAID Volume Page 0
187 * VolumeStatusFlags field.
188 * Modified meaning of RAID Volume Page 0 VolumeSettings
189 * define for auto-configure of hot-swap drives.
190 * Added PhysDiskAttributes field (and related defines) to
191 * RAID Physical Disk Page 0.
192 * Added MPI2_SAS_PHYINFO_PHY_VACANT define.
193 * Added three new DiscoveryStatus bits for SAS IO Unit

```

```

194 * Page 0 and SAS Expander Page 0.
195 * Removed multiplexing information from SAS IO Unit pages.
196 * Added BootDeviceWaitTime field to SAS IO Unit Page 4.
197 * Removed Zone Address Resolved bit from PhyInfo and from
198 * Expander Page 0 Flags field.
199 * Added two new AccessStatus values to SAS Device Page 0
200 * for indicating routing problems. Added 3 reserved words
201 * to this page.
202 * 01-19-09 02.00.10 Fixed defines for GPIOVal field of IO Unit Page 3.
203 * Inserted missing reserved field into structure for IOC
204 * Page 6.
205 * Added more pending task bits to RAID Volume Page 0
206 * VolumeStatusFlags defines.
207 * Added MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED define.
208 * Added a new DiscoveryStatus bit for SAS IO Unit Page 0
209 * and SAS Expander Page 0 to flag a downstream initiator
210 * when in simplified routing mode.
211 * Removed SATA Init Failure defines for DiscoveryStatus
212 * fields of SAS IO Unit Page 0 and SAS Expander Page 0.
213 * Added MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED define.
214 * Added PortGroups, DmaGroup, and ControlGroup fields to
215 * SAS Device Page 0.
216 * 05-06-09 02.00.11 Added structures and defines for IO Unit Page 5 and IO
217 * Unit Page 6.
218 * Added expander reduced functionality data to SAS
219 * Expander Page 0.
220 * Added SAS PHY Page 2 and SAS PHY Page 3.
221 * 07-30-09 02.00.12 Added IO Unit Page 7.
222 * Added new device ids.
223 * Added SAS IO Unit Page 5.
224 * Added partial and slumber power management capable flags
225 * to SAS Device Page 0 Flags field.
226 * Added PhyInfo defines for power condition.
227 * Added Ethernet configuration pages.
228 * 10-28-09 02.00.13 Added MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY.
229 * Added SAS PHY Page 4 structure and defines.
230 * 02-10-10 02.00.14 Modified the comments for the configuration page
231 * structures that contain an array of data. The host
232 * should use the "count" field in the page data (e.g. the
233 * NumPhys field) to determine the number of valid elements
234 * in the array.
235 * Added/modified some MPI2_MFGPAGE_DEVID_SAS defines.
236 * Added PowerManagementCapabilities to IO Unit Page 7.
237 * Added PortWidthModGroup field to
238 * MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS.
239 * Added MPI2_CONFIG_PAGE_SASIOUNIT_6 and related defines.
240 * Added MPI2_CONFIG_PAGE_SASIOUNIT_7 and related defines.
241 * Added MPI2_CONFIG_PAGE_SASIOUNIT_8 and related defines.
242 * 05-12-10 02.00.15 Added MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT
243 * define.
244 * Added MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE define.
245 * Added MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY define.
246 * 08-11-10 02.00.16 Removed IO Unit Page 1 device path (multi-pathing)
247 * defines.
248 * 11-10-10 02.00.17 Added ReceptacleID field (replacing Reserved1) to
249 * MPI2_MANPAGE7_CONNECTOR_INFO and reworked defines for
250 * the Pinout field.
251 * Added BoardTemperature and BoardTemperatureUnits fields
252 * to MPI2_CONFIG_PAGE_IO_UNIT_7.
253 * Added MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING define
254 * and MPI2_CONFIG_PAGE_EXT_MAN_PS structure.
255 * 02-23-11 02.00.18 Added ProxyVF_ID field to MPI2_CONFIG_REQUEST.
256 * Added IO Unit Page 8, IO Unit Page 9,
257 * and IO Unit Page 10.
258 * Added SASNotifyPrimitiveMasks field to
259 * MPI2_CONFIG_PAGE_IOC_7.

```

```

260 * 03-09-11 02.00.19 Fixed IO Unit Page 10 (to match the spec).
261 * 05-25-11 02.00.20 Cleaned up a few comments.
262 * 08-24-11 02.00.21 Marked the IO Unit Page 7 PowerManagementCapabilities
263 * for PCIe link as obsolete.
264 * Added SpinupFlags field containing a Disable Spin-up bit
265 * to the MPI2_SAS_IUNIT4_SPINUP_GROUP fields of SAS IO
266 * Unit Page 4.
267 * 11-18-11 02.00.22 Added define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT.
268 * Added UEFIVersion field to BIOS Page 1 and defined new
269 * BiosOptions bits.
270 * Incorporating additions for MPI v2.5.
271 * 11-27-12 02.00.23 Added MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER.
272 * Added MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID.
273 * 12-20-12 02.00.24 Marked MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION as
274 * obsolete for MPI v2.5 and later.
275 * Added some defines for L2G SAS speeds.
276 * 04-09-13 02.00.25 Added MPI2_IUNITPAGE1_ATA_SECURITY_FREEZE_LOCK.
277 * Fixed MPI2_IUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS to
278 * match the specification.
279 * 08-19-13 02.00.26 Added reserved words to MPI2_CONFIG_PAGE_IO_UNIT_7 for
280 * future use.
281 * 12-05-13 02.00.27 Added MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL for
282 * MPI2_CONFIG_PAGE_MAN_7.
283 * Added EnclosureLevel and ConnectorName fields to
284 * MPI2_CONFIG_PAGE_SAS_DEV_0.
285 * Added MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID for
286 * MPI2_CONFIG_PAGE_SAS_DEV_0.
287 * Added EnclosureLevel field to
288 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
289 * Added MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID for
290 * MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.
291 * -----
293 mpi2_init.h
294 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
295 * 10-31-07 02.00.01 Fixed name for pmpi2SCSITaskManagementRequest_t.
296 * 12-18-07 02.00.02 Modified Task Management Target Reset Method defines.
297 * 02-29-08 02.00.03 Added Query Task Set and Query Unit Attention.
298 * 03-03-08 02.00.04 Fixed name of struct MPI2_SCSI_TASK_MANAGE_REPLY.
299 * 05-21-08 02.00.05 Fixed typo in name of Mpi2SepRequest_t.
300 * 10-02-08 02.00.06 Removed Untagged and No Disconnect values from SCSI IO
301 * Control field Task Attribute flags.
302 * Moved LUN field defines to mpi2.h because they are
303 * common to many structures.
304 * 05-06-09 02.00.07 Changed task management type of Query Unit Attention to
305 * Query Asynchronous Event.
306 * Defined two new bits in the SlotStatus field of the SCSI
307 * Enclosure Processor Request and Reply.
308 * 10-28-09 02.00.08 Added defines for decoding the ResponseInfo bytes for
309 * both SCSI IO Error Reply and SCSI Task Management Reply.
310 * Added ResponseInfo field to MPI2_SCSI_TASK_MANAGE_REPLY.
311 * Added MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG define.
312 * 02-10-10 02.00.09 Removed unused structure that had "#if 0" around it.
313 * 05-12-10 02.00.10 Added optional vendor-unique region to SCSI IO Request.
314 * 11-10-10 02.00.11 Added MPI2_SCSIIO_NUM_SGLOFFSETS define.
315 * 11-18-11 02.00.12 Incorporating additions for MPI v2.5.
316 * 02-06-12 02.00.13 Added alternate defines for Task Priority / Command
317 * Priority to match SAM-4.
318 * Added EEDPErrorOffset to MPI2_SCSI_IO_REPLY.
319 * 07-10-12 02.00.14 Added MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION.
320 * -----
322 mpi2_ioc.h
323 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
324 * 06-04-07 02.00.01 In IOCFacts Reply structure, renamed MaxDevices to
325 * MaxTargets.

```

```

326 * Added TotalImageSize field to FWDDownload Request.
327 * Added reserved words to FWUplod Request.
328 * 06-26-07 02.00.02 Added IR Configuration Change List Event.
329 * 08-31-07 02.00.03 Removed SystemReplyQueueDepth field from the IOInit
330 * request and replaced it with
331 * ReplyDescriptorPostQueueDepth and ReplyFreeQueueDepth.
332 * Replaced the MinReplyQueueDepth field of the IOCFacts
333 * reply with MaxReplyDescriptorPostQueueDepth.
334 * Added MPI2_RDPQ_DEPTH_MIN define to specify the minimum
335 * depth for the Reply Descriptor Post Queue.
336 * Added SASAddress field to Initiator Device Table
337 * Overflow Event data.
338 * 10-31-07 02.00.04 Added ReasonCode MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING
339 * for SAS Initiator Device Status Change Event data.
340 * Modified Reason Code defines for SAS Topology Change
341 * List Event data, including adding a bit for PHY Vacant
342 * status, and adding a mask for the Reason Code.
343 * Added define for
344 * MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING.
345 * Added define for MPI2_EXT_IMAGE_TYPE_MEGARAID.
346 * 12-18-07 02.00.05 Added Boot Status defines for the IOExceptions field of
347 * the IOCFacts Reply.
348 * Removed MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
349 * Moved MPI2_VERSION UNION to mpi2.h.
350 * Changed MPI2_EVENT_NOTIFICATION_REQUEST to use masks
351 * instead of enables, and added SASBroadcastPrimitiveMasks
352 * field.
353 * Added Log Entry Added Event and related structure.
354 * 02-29-08 02.00.06 Added define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID.
355 * Removed define MPI2_IOCFACTS_PROTOCOL_SMP_TARGET.
356 * Added MaxVolumes and MaxPersistentEntries fields to
357 * IOCFacts reply.
358 * Added ProtocolFlags and IOCCapabilities fields to
359 * MPI2_FW_IMAGE_HEADER.
360 * Removed MPI2_PORTEENABLE_FLAGS_ENABLE_SINGLE_PORT.
361 * 03-03-08 02.00.07 Fixed MPI2_FW_IMAGE_HEADER by changing Reserved26 to
362 * a U16 (from a U32).
363 * Removed extra 's' from EventMasks name.
364 * 06-27-08 02.00.08 Fixed an offset in a comment.
365 * 10-02-08 02.00.09 Removed SystemReplyFrameSize from MPI2_IOC_INIT_REQUEST.
366 * Removed CurReplyFrameSize from MPI2_IOC_FACTS_REPLY and
367 * renamed MinReplyFrameSize to ReplyFrameSize.
368 * Added MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX.
369 * Added two new RAIDOperation values for Integrated RAID
370 * Operations Status Event data.
371 * Added four new IR Configuration Change List Event data
372 * ReasonCode values.
373 * Added two new ReasonCode defines for SAS Device Status
374 * Change Event data.
375 * Added three new DiscoveryStatus bits for the SAS
376 * Discovery event data.
377 * Added Multiplexing Status Change bit to the PhyStatus
378 * field of the SAS Topology Change List event data.
379 * Removed define for MPI2_INIT_IMAGE_BOOTFLAGS_XMEMCOPY.
380 * BootFlags are now product-specific.
381 * Added defines for the individual signature bytes
382 * for MPI2_INIT_IMAGE_FOOTER.
383 * 01-19-09 02.00.10 Added MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY define.
384 * Added MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR
385 * define.
386 * Added MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE
387 * define.
388 * Removed MPI2_EVENT_SAS_DISC_DS_SATA_INIT_FAILURE define.
389 * 05-06-09 02.00.11 Added MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR define.
390 * Added MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX define.
391 * Added two new reason codes for SAS Device Status Change

```

```

392 * Event.
393 * Added new event: SAS PHY Counter.
394 * 07-30-09 02.00.12 Added GPIO Interrupt event define and structure.
395 * Added MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
396 * Added new product id family for 2208.
397 * 10-28-09 02.00.13 Added HostMSIxVectors field to MPI2_IOC_INIT_REQUEST.
398 * Added MaxMSIxVectors field to MPI2_IOC_FACTS_REPLY.
399 * Added MinDevHandle field to MPI2_IOC_FACTS_REPLY.
400 * Added MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY.
401 * Added MPI2_EVENT_HOST_BASED_DISCOVERY_PHY define.
402 * Added MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER define.
403 * Added Host Based Discovery Phy Event data.
404 * Added defines for ProductID Product field
405 * (MPI2_FW_HEADER_PID).
406 * Modified values for SAS ProductID Family
407 * (MPI2_FW_HEADER_PID_FAMILY).
408 * 02-10-10 02.00.14 Added SAS Quiesce Event structure and defines.
409 * Added PowerManagementControl Request structures and
410 * defines.
411 * 05-12-10 02.00.15 Marked Task Set Full Event as obsolete.
412 * Added MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY define.
413 * 11-10-10 02.00.16 Added MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC.
414 * 02-23-11 02.00.17 Added SAS NOTIFY Primitive event, and added
415 * SASNotifyPrimitiveMasks field to
416 * MPI2_EVENT_NOTIFICATION_REQUEST.
417 * Added Temperature Threshold Event.
418 * Added Host Message Event.
419 * Added Send Host Message request and reply.
420 * 05-25-11 02.00.18 For Extended Image Header, added
421 * MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC and
422 * MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC defines.
423 * Deprecated MPI2_EXT_IMAGE_TYPE_MAX define.
424 * 08-24-11 02.00.19 Added PhysicalPort field to
425 * MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE structure.
426 * Marked MPI2_PM_CONTROL_FEATURE_PCIE_LINK as obsolete.
427 * 11-18-11 02.00.20 Incorporating additions for MPI v2.5.
428 * 03-29-12 02.00.21 Added a product specific range to event values.
429 * 07-26-12 02.00.22 Added MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE.
430 * Added ElapsedSeconds field to
431 * MPI2_EVENT_DATA_IR_OPERATION_STATUS.
432 * 08-19-13 02.00.23 For IOCInit, added MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE
433 * and MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY.
434 * Added MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE.
435 * Added MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY.
436 * Added Encrypted Hash Extended Image.
437 * 12-05-13 02.00.24 Added MPI25_HASH_IMAGE_TYPE BIOS.
438 * -----
440 mpi2_raid.h
441 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
442 * 08-31-07 02.00.01 Modifications to RAID Action request and reply,
443 * including the Actions and ActionData.
444 * 02-29-08 02.00.02 Added MPI2_RAID_ACTION_ADATA_DISABLE_FULL_REBUILD.
445 * 05-21-08 02.00.03 Added MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS so that
446 * the PhysDisk array in MPI2_RAID_VOLUME_CREATION_STRUCT
447 * can be sized by the build environment.
448 * 07-30-09 02.00.04 Added proper define for the Use Default Settings bit of
449 * VolumeCreationFlags and marked the old one as obsolete.
450 * 05-12-10 02.00.05 Added MPI2_RAID_VOL_FLAGS_OP_MDC define.
451 * 08-24-10 02.00.06 Added MPI2_RAID_ACTION_COMPATIBILITY_CHECK along with
452 * related structures and defines.
453 * Added product-specific range to RAID Action values.
454 * 11-18-11 02.00.07 Incorporating additions for MPI v2.5.
455 * 02-06-12 02.00.08 Added MPI2_RAID_ACTION_PHYSDISK_HIDDEN.
456 * 07-26-12 02.00.09 Added ElapsedSeconds field to MPI2_RAID_VOL_INDICATOR.
457 * Added MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID define.

```

```

458 * 04-17-13 02.00.10 Added MPI25_RAID_ACTION_ADATA_ALLOW_PI.
459 * -----
461 mpi2_sas.h
462 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
463 * 06-26-07 02.00.01 Added Clear All Persistent Operation to SAS IO Unit
464 * Control Request.
465 * 10-02-08 02.00.02 Added Set IOC Parameter Operation to SAS IO Unit Control
466 * Request.
467 * 10-28-09 02.00.03 Changed the type of SGL in MPI2_SATA_PASSTHROUGH_REQUEST
468 * to MPI2_SGE_IO_UNION since it supports chained SGLs.
469 * 05-12-10 02.00.04 Modified some comments.
470 * 08-11-10 02.00.05 Added NCQ operations to SAS IO Unit Control.
471 * 11-18-11 02.00.06 Incorporating additions for MPI v2.5.
472 * 07-10-12 02.00.07 Added MPI2_SATA_PT_SGE_UNION for use in the SATA
473 * Passthrough message.
474 * 08-19-13 02.00.08 Made MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL obsolete
475 * for anything newer than MPI v2.0.
476 * -----
478 mpi2_targ.h
479 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
480 * 08-31-07 02.00.01 Added Command Buffer Data Location Address Space bits to
481 * BufferPostFlags field of CommandBufferPostBase Request.
482 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
483 * 10-02-08 02.00.03 Removed NextCmdBufferOffset from
484 * MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST.
485 * Target Status Send Request only takes a single SGE for
486 * response data.
487 * 02-10-10 02.00.04 Added comment to MPI2_TARGET_SSP_RSP_IU structure.
488 * 11-18-11 02.00.05 Incorporating additions for MPI v2.5.
489 * 11-27-12 02.00.06 Added InitiatorDevHandle field to MPI2_TARGET_MODE_ABORT
490 * request message structure.
491 * Added AbortType MPI2_TARGET_MODE_ABORT_DEVHANDLE and
492 * MPI2_TARGET_MODE_ABORT_ALL_COMMANDS.
493 * -----
495 mpi2_tool.h
496 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
497 * 12-18-07 02.00.01 Added Diagnostic Buffer Post and Diagnostic Release
498 * structures and defines.
499 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
500 * 05-06-09 02.00.03 Added ISTWI Read Write Tool and Diagnostic CLI Tool.
501 * 07-30-09 02.00.04 Added ExtendedType field to DiagnosticBufferPost request
502 * and reply messages.
503 * Added MPI2_DIAG_BUF_TYPE_EXTENDED.
504 * Incremented MPI2_DIAG_BUF_TYPE_COUNT.
505 * 05-12-10 02.00.05 Added Diagnostic Data Upload tool.
506 * 08-11-10 02.00.06 Added defines that were missing for Diagnostic Buffer
507 * Post Request.
508 * 05-25-11 02.00.07 Added Flags field and related defines to
509 * MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST.
510 * 11-18-11 02.00.08 Incorporating additions for MPI v2.5.
511 * 07-10-12 02.00.09 Add MPI v2.5 Toolbox Diagnostic CLI Tool Request
512 * message.
513 * 07-26-12 02.00.10 Modified MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST so that
514 * it uses MPI Chain SGE as well as MPI Simple SGE.
515 * 08-19-13 02.00.11 Added MPI2_TOOLBOX_TEXT_DISPLAY_TOOL and related info.
516 * -----
518 mpi2_type.h
519 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
520 * -----
522 mpi2_ra.h
523 * 05-06-09 02.00.00 Initial version.

```



```

*****
30283 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_init.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_init.h
51  * Title: MPI SCSI initiator mode messages and structures
52  * Creation Date: June 23, 2006
53  */
54 * mpi2_init.h Version: 02.00.15
55 * mpi2_init.h Version: 02.00.07
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 10-31-07 02.00.01 Fixed name for pMpi2SCSITaskManagementRequest_t.
69 * 12-18-07 02.00.02 Modified Task Management Target Reset Method defines.
70 * 02-29-08 02.00.03 Added Query Task Set and Query Unit Attention.
71 * 03-03-08 02.00.04 Fixed name of struct _MPI2_SCSI_TASK_MANAGE_REPLY.
72 * 05-21-08 02.00.05 Fixed typo in name of Mpi2SepRequest_t.
73 * 10-02-08 02.00.06 Removed Untagged and No Disconnect values from SCSI IO
74 * Control field Task Attribute flags.
75 * Moved LUN field defines to mpi2.h because they are
76 * common to many structures.
77 * 05-06-09 02.00.07 Changed task management type of Query Unit Attention to
78 * Query Asynchronous Event.
79 * Defined two new bits in the SlotStatus field of the SCSI
80 * Enclosure Processor Request and Reply.
81 * 10-28-09 02.00.08 Added defines for decoding the ResponseInfo bytes for
82 * both SCSI IO Error Reply and SCSI Task Management Reply.
83 * Added ResponseInfo field to MPI2_SCSI_TASK_MANAGE_REPLY.
84 * Added MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG define.
85 * 02-10-10 02.00.09 Removed unused structure that had "#if 0" around it.
86 * 05-12-10 02.00.10 Added optional vendor-unique region to SCSI IO Request.
87 * 11-10-10 02.00.11 Added MPI2_SCSIIO_NUM_SGLOFFSETS define.
88 * 11-18-11 02.00.12 Incorporating additions for MPI v2.5.
89 * 02-06-12 02.00.13 Added alternate defines for Task Priority / Command
90 * Priority to match SAM-4.
91 * Added EEDPErrorOffset to MPI2_SCSI_IO_REPLY.
92 * 07-10-12 02.00.14 Added MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION.
93 * 04-09-13 02.00.15 Added SCSIStatusQualifier field to MPI2_SCSI_IO_REPLY,
94 * replacing the Reserved4 field.
95 * -----
96 */
97
98 #ifndef MPI2_INIT_H
99 #define MPI2_INIT_H
100
101 /*****

```

```

85 *
86 *           SCSI Initiator Messages
87 *
88 *****/

90 /*****
91 * SCSI IO messages and associated structures
92 *****/

94 typedef struct _MPI2_SCSI_IO_CDB_EEDP32
95 typedef struct
96 {
97     U8           CDB[20];           /* 0x00 */
98     U32          PrimaryReferenceTag; /* 0x14 */
99     U16          PrimaryApplicationTag; /* 0x18 */
100    U16          PrimaryApplicationTagMask; /* 0x1A */
101    U32          TransferLength; /* 0x1C */
102 } MPI2_SCSI_IO_CDB_EEDP32, MPI2_POINTER PTR_MPI2_SCSI_IO_CDB_EEDP32,
    Mpi2ScsiIoCdbEedp32_t, MPI2_POINTER pMpi2ScsiIoCdbEedp32_t;

104 /* MPI v2.0 CDB field */
105 typedef union _MPI2_SCSI_IO_CDB_UNION
106 /* TBD: I don't think this is needed for MPI2/Gen2 */
107 #if 0
108 typedef struct
109 {
110     U8           CDB[16];           /* 0x00 */
111     U32          DataLength;        /* 0x10 */
112     U32          PrimaryReferenceTag; /* 0x14 */
113     U16          PrimaryApplicationTag; /* 0x18 */
114     U16          PrimaryApplicationTagMask; /* 0x1A */
115     U32          TransferLength;    /* 0x1C */
116 } MPI2_SCSI_IO32_CDB_EEDP16, MPI2_POINTER PTR_MPI2_SCSI_IO32_CDB_EEDP16,
    Mpi2ScsiIo32CdbEedp16_t, MPI2_POINTER pMpi2ScsiIo32CdbEedp16_t;
117 #endif

118 typedef union
119 {
120     U8           CDB32[32];
121     MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
122     MPI2_SGE_SIMPLE_UNION SGE;
123 } MPI2_SCSI_IO_CDB_UNION, MPI2_POINTER PTR_MPI2_SCSI_IO_CDB_UNION,
    Mpi2ScsiIoCdb_t, MPI2_POINTER pMpi2ScsiIoCdb_t;

124 /* MPI v2.0 SCSI IO Request Message */
125 /* SCSI IO Request Message */
126 typedef struct _MPI2_SCSI_IO_REQUEST
127 {
128     U16          DevHandle;         /* 0x00 */
129     U8           ChainOffset;       /* 0x02 */
130     U8           Function;          /* 0x03 */
131     U16          Reserved1;         /* 0x04 */
132     U8           Reserved2;         /* 0x06 */
133     U8           MsgFlags;          /* 0x07 */
134     U8           VP_ID;             /* 0x08 */
135     U8           VF_ID;             /* 0x09 */
136     U16          Reserved3;         /* 0x0A */
137     U32          SenseBufferLowAddress; /* 0x0C */
138     U16          SGLFlags;          /* 0x10 */
139     U8           SenseBufferLength; /* 0x12 */
140     U8           Reserved4;         /* 0x13 */
141     U8           SGLOffset0;        /* 0x14 */
142     U8           SGLOffset1;        /* 0x15 */
143     U8           SGLOffset2;        /* 0x16 */
144     U8           SGLOffset3;        /* 0x17 */
145     U32          SkipCount;         /* 0x18 */

```

```

134     U32          DataLength;        /* 0x1C */
135     U32          BidirectionalDataLength; /* 0x20 */
136     U16          IoFlags;          /* 0x24 */
137     U16          EEDPFlags;        /* 0x26 */
138     U32          EEDPBlockSize;    /* 0x28 */
139     U32          SecondaryReferenceTag; /* 0x2C */
140     U16          SecondaryApplicationTag; /* 0x30 */
141     U16          ApplicationTagTranslationMask; /* 0x32 */
142     U8           LUN[8];           /* 0x34 */
143     U32          Control;          /* 0x3C */
144     MPI2_SCSI_IO_CDB_UNION CDB;    /* 0x40 */

146 #ifndef MPI2_SCSI_IO_VENDOR_UNIQUE_REGION /* typically this is left undefined */
147     MPI2_SCSI_IO_VENDOR_UNIQUE VendorRegion;
148 #endif

150     MPI2_SGE_IO_UNION SGL;         /* 0x60 */

152 } MPI2_SCSI_IO_REQUEST, MPI2_POINTER PTR_MPI2_SCSI_IO_REQUEST,
    Mpi2SCSIIORquest_t, MPI2_POINTER pMpi2SCSIIORquest_t;

155 /* SCSI IO MsgFlags bits */

157 /* MsgFlags for SenseBufferAddressSpace */
158 #define MPI2_SCSIIO_MSGFLAGS_MASK_SENSE_ADDR (0x0C)
159 #define MPI2_SCSIIO_MSGFLAGS_SYSTEM_SENSE_ADDR (0x00)
160 #define MPI2_SCSIIO_MSGFLAGS_IOCDDR_SENSE_ADDR (0x04)
161 #define MPI2_SCSIIO_MSGFLAGS_IOCPLB_SENSE_ADDR (0x08)
162 #define MPI2_SCSIIO_MSGFLAGS_IOCPLBNTA_SENSE_ADDR (0x0C)

164 /* SCSI IO SGLFlags bits */

166 /* base values for Data Location Address Space */
167 #define MPI2_SCSIIO_SGLFLAGS_ADDR_MASK (0x0C)
168 #define MPI2_SCSIIO_SGLFLAGS_SYSTEM_ADDR (0x00)
169 #define MPI2_SCSIIO_SGLFLAGS_IOCDDR_ADDR (0x04)
170 #define MPI2_SCSIIO_SGLFLAGS_IOCPLB_ADDR (0x08)
171 #define MPI2_SCSIIO_SGLFLAGS_IOCPLBNTA_ADDR (0x0C)

173 /* base values for Type */
174 #define MPI2_SCSIIO_SGLFLAGS_TYPE_MASK (0x03)
175 #define MPI2_SCSIIO_SGLFLAGS_TYPE_MPI (0x00)
176 #define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE32 (0x01)
177 #define MPI2_SCSIIO_SGLFLAGS_TYPE_IEEE64 (0x02)

179 /* shift values for each sub-field */
180 #define MPI2_SCSIIO_SGLFLAGS_SGL3_SHIFT (12)
181 #define MPI2_SCSIIO_SGLFLAGS_SGL2_SHIFT (8)
182 #define MPI2_SCSIIO_SGLFLAGS_SGL1_SHIFT (4)
183 #define MPI2_SCSIIO_SGLFLAGS_SGL0_SHIFT (0)

185 /* number of SGLOffset fields */
186 #define MPI2_SCSIIO_NUM_SGLOFFSETS (4)

188 /* SCSI IO IoFlags bits */

190 /* Large CDB Address Space */
191 #define MPI2_SCSIIO_CDB_ADDR_MASK (0x6000)
192 #define MPI2_SCSIIO_CDB_ADDR_SYSTEM (0x0000)
193 #define MPI2_SCSIIO_CDB_ADDR_IOCDDR (0x2000)
194 #define MPI2_SCSIIO_CDB_ADDR_IOCPLB (0x4000)
195 #define MPI2_SCSIIO_CDB_ADDR_IOCPLBNTA (0x6000)

197 #define MPI2_SCSIIO_IOFLAGS_LARGE_CDB (0x1000)
198 #define MPI2_SCSIIO_IOFLAGS_BIDIRECTIONAL (0x0800)
199 #define MPI2_SCSIIO_IOFLAGS_MULTICAST (0x0400)

```

```

200 #define MPI2_SCSIIO_IOFLAGS_CMD_DETERMINES_DATA_DIR (0x0200)
201 #define MPI2_SCSIIO_IOFLAGS_CDBLENGTH_MASK (0x01FF)

203 /* SCSI IO EEDPFlags bits */

205 #define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG (0x8000)
206 #define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_REFTAG (0x4000)
207 #define MPI2_SCSIIO_EEDPFLAGS_INC_PRI_APPTAG (0x2000)
208 #define MPI2_SCSIIO_EEDPFLAGS_INC_SEC_APPTAG (0x1000)

210 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG (0x0400)
211 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG (0x0200)
212 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD (0x0100)

214 #define MPI2_SCSIIO_EEDPFLAGS_PASSTHRU_REFTAG (0x0008)

216 #define MPI2_SCSIIO_EEDPFLAGS_MASK_OP (0x0007)
217 #define MPI2_SCSIIO_EEDPFLAGS_NOOP_OP (0x0000)
218 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_OP (0x0001)
219 #define MPI2_SCSIIO_EEDPFLAGS_STRIP_OP (0x0002)
220 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP (0x0003)
221 #define MPI2_SCSIIO_EEDPFLAGS_INSERT_OP (0x0004)
222 #define MPI2_SCSIIO_EEDPFLAGS_REPLACE_OP (0x0006)
223 #define MPI2_SCSIIO_EEDPFLAGS_CHECK_REGEN_OP (0x0007)

225 /* SCSI IO LUN fields: use MPI2_LUN_ from mpi2.h */

227 /* SCSI IO Control bits */
228 #define MPI2_SCSIIO_CONTROL_ADDCDBLEN_MASK (0xFC000000)
229 #define MPI2_SCSIIO_CONTROL_ADDCDBLEN_SHIFT (26)

231 #define MPI2_SCSIIO_CONTROL_DATADIRECTION_MASK (0x03000000)
232 #define MPI2_SCSIIO_CONTROL_SHIFT_DATADIRECTION (24)
233 #define MPI2_SCSIIO_CONTROL_NODATATRANSFER (0x00000000)
234 #define MPI2_SCSIIO_CONTROL_WRITE (0x01000000)
235 #define MPI2_SCSIIO_CONTROL_READ (0x02000000)
236 #define MPI2_SCSIIO_CONTROL_BIDIRECTIONAL (0x03000000)

238 #define MPI2_SCSIIO_CONTROL_TASKPRI_MASK (0x00007800)
239 #define MPI2_SCSIIO_CONTROL_TASKPRI_SHIFT (11)
240 /* alternate name for the previous field; called Command Priority in SAM-4 */
241 #define MPI2_SCSIIO_CONTROL_CMDPRI_MASK (0x00007800)
242 #define MPI2_SCSIIO_CONTROL_CMDPRI_SHIFT (11)

244 #define MPI2_SCSIIO_CONTROL_TASKATTRIBUTE_MASK (0x00000700)
245 #define MPI2_SCSIIO_CONTROL_SIMPLEQ (0x00000000)
246 #define MPI2_SCSIIO_CONTROL_HEADOFQ (0x00000100)
247 #define MPI2_SCSIIO_CONTROL_ORDEREDQ (0x00000200)
248 #define MPI2_SCSIIO_CONTROL_ACAQ (0x00000400)

250 #define MPI2_SCSIIO_CONTROL_TLR_MASK (0x000000C0)
251 #define MPI2_SCSIIO_CONTROL_NO_TLR (0x00000000)
252 #define MPI2_SCSIIO_CONTROL_TLR_ON (0x00000040)
253 #define MPI2_SCSIIO_CONTROL_TLR_OFF (0x00000080)

256 /* MPI v2.5 CDB field */
257 typedef union _MPI25_SCSI_IO_CDB_UNION
258 {
259     U8 CDB32[32];
260     MPI2_SCSI_IO_CDB_EEDP32 EEDP32;
261     MPI2_IEEE_SGE_SIMPLE64 SGE;
262 } MPI25_SCSI_IO_CDB_UNION, MPI2_POINTER PTR_MPI25_SCSI_IO_CDB_UNION,
263 Mpi25ScsiIoCdb_t, MPI2_POINTER pMpi25ScsiIoCdb_t;

265 /* MPI v2.5 SCSI IO Request Message */

```

```

266 typedef struct _MPI25_SCSI_IO_REQUEST
267 {
268     U16 DevHandle; /* 0x00 */
269     U8 ChainOffset; /* 0x02 */
270     U8 Function; /* 0x03 */
271     U16 Reserved1; /* 0x04 */
272     U8 Reserved2; /* 0x06 */
273     U8 MsgFlags; /* 0x07 */
274     U8 VP_ID; /* 0x08 */
275     U8 VF_ID; /* 0x09 */
276     U16 Reserved3; /* 0x0A */
277     U32 SenseBufferLowAddress; /* 0x0C */
278     U8 DMAFlags; /* 0x10 */
279     U8 Reserved5; /* 0x11 */
280     U8 SenseBufferLength; /* 0x12 */
281     U8 Reserved4; /* 0x13 */
282     U8 SGLOffset0; /* 0x14 */
283     U8 SGLOffset1; /* 0x15 */
284     U8 SGLOffset2; /* 0x16 */
285     U8 SGLOffset3; /* 0x17 */
286     U32 SkipCount; /* 0x18 */
287     U32 DataLength; /* 0x1C */
288     U32 BidirectionalDataLength; /* 0x20 */
289     U16 IoFlags; /* 0x24 */
290     U16 EEDPFlags; /* 0x26 */
291     U16 EEDPBlockSize; /* 0x28 */
292     U16 Reserved6; /* 0x2A */
293     U32 SecondaryReferenceTag; /* 0x2C */
294     U16 SecondaryApplicationTag; /* 0x30 */
295     U16 ApplicationTagTranslationMask; /* 0x32 */
296     U8 LUN[8]; /* 0x34 */
297     U32 Control; /* 0x3C */
298     MPI25_SCSI_IO_CDB_UNION CDB; /* 0x40 */

300 #ifdef MPI25_SCSI_IO_VENDOR_UNIQUE_REGION /* typically this is left undefined */
301     MPI25_SCSI_IO_VENDOR_UNIQUE VendorRegion;
302 #endif

304     MPI25_SGE_IO_UNION SGL; /* 0x60 */

306 } MPI25_SCSI_IO_REQUEST, MPI2_POINTER PTR_MPI25_SCSI_IO_REQUEST,
307 Mpi25ScsiIoRequest_t, MPI2_POINTER pMpi25ScsiIoRequest_t;

309 /* use MPI2_SCSIIO_MSGFLAGS defines for the MsgFlags field */

311 /* Defines for the DMAFlags field
312 * Each setting affects 4 SGLs, from SGL0 to SGL3.
313 * D = Data
314 * C = Cache DIF
315 * I = Interleaved
316 * H = Host DIF
317 */
318 #define MPI25_SCSIIO_DMAFLAGS_OP_MASK (0x0F)
319 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_D (0x00)
320 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_C (0x01)
321 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_D_I (0x02)
322 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_C (0x03)
323 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_C_I (0x04)
324 #define MPI25_SCSIIO_DMAFLAGS_OP_D_D_I_I (0x05)
325 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_C (0x06)
326 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_C_I (0x07)
327 #define MPI25_SCSIIO_DMAFLAGS_OP_D_C_I_I (0x08)
328 #define MPI25_SCSIIO_DMAFLAGS_OP_D_I_I_I (0x09)
329 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_D (0x0A)
330 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_C (0x0B)
331 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_D_I (0x0C)

```

```

332 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_C      (0x0D)
333 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_C_I      (0x0E)
334 #define MPI25_SCSIIO_DMAFLAGS_OP_D_H_I_I      (0x0F)

336 /* number of SGLOffset fields */
337 #define MPI25_SCSIIO_NUM_SGLOFFSETS            (4)

339 /* defines for the IoFlags field */
340 #define MPI25_SCSIIO_IOFLAGS_IO_PATH_MASK      (0xC000)
341 #define MPI25_SCSIIO_IOFLAGS_NORMAL_PATH      (0x0000)
342 #define MPI25_SCSIIO_IOFLAGS_FAST_PATH        (0x4000)

344 #define MPI25_SCSIIO_IOFLAGS_LARGE_CDB        (0x1000)
345 #define MPI25_SCSIIO_IOFLAGS_BIDIRECTIONAL    (0x0800)
346 #define MPI25_SCSIIO_IOFLAGS_CDBLENGTH_MASK  (0x01FF)

348 /* MPI v2.5 defines for the EEDPFlags bits */
349 /* use MPI2_SCSIIO_EEDPFLAGS_ defines for the other EEDPFlags bits */
350 #define MPI25_SCSIIO_EEDPFLAGS_ESCAPE_MODE_MASK (0x00C0)
351 #define MPI25_SCSIIO_EEDPFLAGS_COMPATIBLE_MODE (0x0000)
352 #define MPI25_SCSIIO_EEDPFLAGS_DO_NOT_DISABLE_MODE (0x0040)
353 #define MPI25_SCSIIO_EEDPFLAGS_APPTAG_DISABLE_MODE (0x0080)
354 #define MPI25_SCSIIO_EEDPFLAGS_APPTAG_REFTAG_DISABLE_MODE (0x00C0)

356 #define MPI25_SCSIIO_EEDPFLAGS_HOST_GUARD_METHOD_MASK (0x0030)
357 #define MPI25_SCSIIO_EEDPFLAGS_T10_CRC_HOST_GUARD (0x0000)
358 #define MPI25_SCSIIO_EEDPFLAGS_IP_CHKSUM_HOST_GUARD (0x0010)

360 /* use MPI2_LUN_ defines from mpi2.h for the LUN field */

362 /* use MPI2_SCSIIO_CONTROL_ defines for the Control field */

365 /* NOTE: The SCSI IO Reply is nearly the same for MPI 2.0 and MPI 2.5, so
366 * MPI2_SCSI_IO_REPLY is used for both.
367 */

369 /* SCSI IO Error Reply Message */
370 typedef struct _MPI2_SCSI_IO_REPLY
371 {
372     U16      DevHandle;          /* 0x00 */
373     U8       MsgLength;         /* 0x02 */
374     U8       Function;          /* 0x03 */
375     U16      Reserved1;        /* 0x04 */
376     U8       Reserved2;        /* 0x06 */
377     U8       MsgFlags;         /* 0x07 */
378     U8       VP_ID;            /* 0x08 */
379     U8       VF_ID;            /* 0x09 */
380     U16      Reserved3;        /* 0x0A */
381     U8       SCSIStatus;       /* 0x0C */
382     U8       SCSIState;        /* 0x0D */
383     U16      IOCStatus;         /* 0x0E */
384     U32      IOCLogInfo;        /* 0x10 */
385     U32      TransferCount;     /* 0x14 */
386     U32      SenseCount;       /* 0x18 */
387     U32      ResponseInfo;     /* 0x1C */
388     U16      TaskTag;          /* 0x20 */
389     U16      SCSIStatusQualifier; /* 0x22 */
390     U16      Reserved4;        /* 0x22 */
391     U32      BidirectionalTransferCount; /* 0x24 */
392     U32      EEDPErrorOffset;  /* 0x28 */ /* MPI 2.
393     U32      Reserved5;        /* 0x28 */
394     U32      Reserved6;        /* 0x2C */
395 } MPI2_SCSI_IO_REPLY, MPI2_POINTER PTR_MPI2_SCSI_IO_REPLY,
396 Mpi2SCSIIOReply_t, MPI2_POINTER pMpi2SCSIIOReply_t;

```

```

396 /* SCSI IO Reply SCSIStatus values (SAM-4 status codes) */

398 #define MPI2_SCSI_STATUS_GOOD                  (0x00)
399 #define MPI2_SCSI_STATUS_CHECK_CONDITION      (0x02)
400 #define MPI2_SCSI_STATUS_CONDITION_MET       (0x04)
401 #define MPI2_SCSI_STATUS_BUSY                 (0x08)
402 #define MPI2_SCSI_STATUS_INTERMEDIATE        (0x10)
403 #define MPI2_SCSI_STATUS_INTERMEDIATE_CONDMET (0x14)
404 #define MPI2_SCSI_STATUS_RESERVATION_CONFLICT (0x18)
405 #define MPI2_SCSI_STATUS_COMMAND_TERMINATED (0x22) /* obsolete */
406 #define MPI2_SCSI_STATUS_TASK_SET_FULL      (0x28)
407 #define MPI2_SCSI_STATUS_ACA_ACTIVE          (0x30)
408 #define MPI2_SCSI_STATUS_TASK_ABORTED       (0x40)

410 /* SCSI IO Reply SCSIState flags */

412 #define MPI2_SCSI_STATE_RESPONSE_INFO_VALID   (0x10)
413 #define MPI2_SCSI_STATE_TERMINATED           (0x08)
414 #define MPI2_SCSI_STATE_NO_SCSI_STATUS       (0x04)
415 #define MPI2_SCSI_STATE_AUTOSENSE_FAILED     (0x02)
416 #define MPI2_SCSI_STATE_AUTOSENSE_VALID     (0x01)

418 /* masks and shifts for the ResponseInfo field */

420 #define MPI2_SCSI_RI_MASK_REASONCODE         (0x000000FF)
421 #define MPI2_SCSI_RI_SHIFT_REASONCODE        (0)

423 #define MPI2_SCSI_TASKTAG_UNKNOWN            (0xFFFF)

426 /*****
427 * SCSI Task Management messages
428 *****/

430 /* SCSI Task Management Request Message */
431 typedef struct _MPI2_SCSI_TASK_MANAGE_REQUEST
432 {
433     U16      DevHandle;          /* 0x00 */
434     U8       ChainOffset;       /* 0x02 */
435     U8       Function;          /* 0x03 */
436     U8       Reserved1;        /* 0x04 */
437     U8       TaskType;         /* 0x05 */
438     U8       Reserved2;        /* 0x06 */
439     U8       MsgFlags;         /* 0x07 */
440     U8       VP_ID;            /* 0x08 */
441     U8       VF_ID;            /* 0x09 */
442     U16      Reserved3;        /* 0x0A */
443     U8       LUN[8];           /* 0x0C */
444     U32      Reserved4[7];     /* 0x14 */
445     U16      TaskMID;          /* 0x30 */
446     U16      Reserved5;        /* 0x32 */
447 } MPI2_SCSI_TASK_MANAGE_REQUEST,
448 MPI2_POINTER PTR_MPI2_SCSI_TASK_MANAGE_REQUEST,
449 Mpi2SCSITaskManagementRequest_t,
450 MPI2_POINTER pMpi2SCSITaskManagementRequest_t;

452 /* TaskType values */

454 #define MPI2_SCSITASKMGMT_TASKTYPE_ABORT_TASK (0x01)
455 #define MPI2_SCSITASKMGMT_TASKTYPE_ABRT_TASK_SET (0x02)
456 #define MPI2_SCSITASKMGMT_TASKTYPE_TARGET_RESET (0x03)
457 #define MPI2_SCSITASKMGMT_TASKTYPE_LOGICAL_UNIT_RESET (0x05)
458 #define MPI2_SCSITASKMGMT_TASKTYPE_CLEAR_TASK_SET (0x06)
459 #define MPI2_SCSITASKMGMT_TASKTYPE_QUERY_TASK (0x07)
460 #define MPI2_SCSITASKMGMT_TASKTYPE_CLR_ACA (0x08)
461 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_TASK_SET (0x09)

```

```

462 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_ASYNC_EVENT      (0x0A)

464 /* obsolete TaskType name */
465 #define MPI2_SCSITASKMGMT_TASKTYPE_QRY_UNIT_ATTENTION  (MPI2_SCSITASKMGMT_TASKT

467 /* MsgFlags bits */

469 #define MPI2_SCSITASKMGMT_MSGFLAGS_MASK_TARGET_RESET  (0x18)
470 #define MPI2_SCSITASKMGMT_MSGFLAGS_LINK_RESET        (0x00)
471 #define MPI2_SCSITASKMGMT_MSGFLAGS_NEXUS_RESET_SRST  (0x08)
472 #define MPI2_SCSITASKMGMT_MSGFLAGS_SAS_HARD_LINK_RESET (0x10)

474 #define MPI2_SCSITASKMGMT_MSGFLAGS_DO_NOT_SEND_TASK_IU (0x01)

478 /* SCSI Task Management Reply Message */
479 typedef struct _MPI2_SCSI_TASK_MANAGE_REPLY
480 {
481     U16      DevHandle;          /* 0x00 */
482     U8       MsgLength;         /* 0x02 */
483     U8       Function;          /* 0x03 */
484     U8       ResponseCode;      /* 0x04 */
485     U8       TaskType;          /* 0x05 */
486     U8       Reserved1;        /* 0x06 */
487     U8       MsgFlags;         /* 0x07 */
488     U8       VP_ID;            /* 0x08 */
489     U8       VF_ID;            /* 0x09 */
490     U16      Reserved2;        /* 0x0A */
491     U16      Reserved3;        /* 0x0C */
492     U16      IOCStatus;        /* 0x0E */
493     U32      IOCLogInfo;       /* 0x10 */
494     U32      TerminationCount; /* 0x14 */
495     U32      ResponseInfo;     /* 0x18 */
496 } MPI2_SCSI_TASK_MANAGE_REPLY,
497 MPI2_POINTER PTR_MPI2_SCSI_TASK_MANAGE_REPLY,
498 Mpi2SCSITaskManagementReply_t, MPI2_POINTER pMpi2SCSIManagementReply_t;

500 /* ResponseCode values */

502 #define MPI2_SCSITASKMGMT_RSP_TM_COMPLETE      (0x00)
503 #define MPI2_SCSITASKMGMT_RSP_INVALID_FRAME   (0x02)
504 #define MPI2_SCSITASKMGMT_RSP_TM_NOT_SUPPORTED (0x04)
505 #define MPI2_SCSITASKMGMT_RSP_TM_FAILED      (0x05)
506 #define MPI2_SCSITASKMGMT_RSP_TM_SUCCEEDED  (0x08)
507 #define MPI2_SCSITASKMGMT_RSP_TM_INVALID_LUN (0x09)
508 #define MPI2_SCSITASKMGMT_RSP_TM_OVERLAPPED_TAG (0x0A)
509 #define MPI2_SCSITASKMGMT_RSP_IO_QUEUED_ON_IOC (0x80)

511 /* masks and shifts for the ResponseInfo field */

513 #define MPI2_SCSITASKMGMT_RI_MASK_REASONCODE (0x000000FF)
514 #define MPI2_SCSITASKMGMT_RI_SHIFT_REASONCODE (0)
515 #define MPI2_SCSITASKMGMT_RI_MASK_ARI2      (0x0000FF00)
516 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI2     (8)
517 #define MPI2_SCSITASKMGMT_RI_MASK_ARI1      (0x00FF0000)
518 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI1     (16)
519 #define MPI2_SCSITASKMGMT_RI_MASK_ARI0      (0xFF000000)
520 #define MPI2_SCSITASKMGMT_RI_SHIFT_ARI0     (24)

523 /*****
524 * SCSI Enclosure Processor messages
525 *****/

527 /* SCSI Enclosure Processor Request Message */

```

```

528 typedef struct _MPI2_SEP_REQUEST
529 {
530     U16      DevHandle;          /* 0x00 */
531     U8       ChainOffset;       /* 0x02 */
532     U8       Function;          /* 0x03 */
533     U8       Action;            /* 0x04 */
534     U8       Flags;             /* 0x05 */
535     U8       Reserved1;        /* 0x06 */
536     U8       MsgFlags;         /* 0x07 */
537     U8       VP_ID;            /* 0x08 */
538     U8       VF_ID;            /* 0x09 */
539     U16      Reserved2;        /* 0x0A */
540     U32      SlotStatus;       /* 0x0C */
541     U32      Reserved3;        /* 0x10 */
542     U32      Reserved4;        /* 0x14 */
543     U32      Reserved5;        /* 0x18 */
544     U16      Slot;             /* 0x1C */
545     U16      EnclosureHandle;   /* 0x1E */
546 } MPI2_SEP_REQUEST, MPI2_POINTER PTR_MPI2_SEP_REQUEST,
    unchanged_portion_omitted

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_ioc.h 1

```

*****
94287 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ioc.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_ioc.h 2

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_ioc.h
51  * Title: MPI IOC, Port, Event, FW Download, and FW Upload messages
52  * Creation Date: October 11, 2006
53  */
54 * mpi2_ioc.h Version: 02.00.24
55 * mpi2_ioc.h Version: 02.00.12
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 06-04-07 02.00.01 In IOCFacts Reply structure, renamed MaxDevices to
69 * MaxTargets.
70 * Added TotalImageSize field to FWDownload Request.
71 * Added reserved words to FWUpload Request.
72 * 06-26-07 02.00.02 Added IR Configuration Change List Event.
73 * 08-31-07 02.00.03 Removed SystemReplyQueueDepth field from the IOCInit
74 * request and replaced it with
75 * ReplyDescriptorPostQueueDepth and ReplyFreeQueueDepth.
76 * Replaced the MinReplyQueueDepth field of the IOCFacts
77 * reply with MaxReplyDescriptorPostQueueDepth.
78 * Added MPI2_RDPQ_DEPTH_MIN define to specify the minimum
79 * depth for the Reply Descriptor Post Queue.
80 * Added SASAddress field to Initiator Device Table
81 * Overflow Event data.
82 * 10-31-07 02.00.04 Added ReasonCode MPI2_EVENT_SAS_INIT_RC_NOT_RESPONDING
83 * for SAS Initiator Device Status Change Event data.
84 * Modified Reason Code defines for SAS Topology Change
85 * List Event data, including adding a bit for PHY Vacant
86 * status, and adding a mask for the Reason Code.
87 * Added define for
88 * MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING.
89 * Added define for MPI2_EXT_IMAGE_TYPE_MEGARAID.
90 * 12-18-07 02.00.05 Added Boot Status defines for the IOCFacts field of
91 * the IOCFacts Reply.
92 * Removed MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
93 * Moved MPI2_VERSION_UNION to mpi2.h.
94 * Changed MPI2_EVENT_NOTIFICATION_REQUEST to use masks
95 * instead of enables, and added SASBroadcastPrimitiveMasks
96 * field.
97 * Added Log Entry Added Event and related structure.
98 * 02-29-08 02.00.06 Added define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID.
99 * Removed define MPI2_IOCFACTS_PROTOCOL_SMP_TARGET.
100 * Added MaxVolumes and MaxPersistentEntries fields to
101 * IOCFacts reply.

```

```

85 *      Added ProtocolFlags and IOCCapabilities fields to
86 *      MPI2_FW_IMAGE_HEADER.
87 *      Removed MPI2_PORTENABLE_FLAGS_ENABLE_SINGLE_PORT.
88 * 03-03-08 02.00.07 Fixed MPI2_FW_IMAGE_HEADER by changing Reserved26 to
89 *      a U16 (from a U32).
90 *      Removed extra 's' from EventMasks name.
91 * 06-27-08 02.00.08 Fixed an offset in a comment.
92 * 10-02-08 02.00.09 Removed SystemReplyFrameSize from MPI2_IOC_INIT_REQUEST.
93 *      Removed CurReplyFrameSize from MPI2_IOC_FACTS_REPLY and
94 *      renamed MinReplyFrameSize to ReplyFrameSize.
95 *      Added MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX.
96 *      Added two new RAIDOperation values for Integrated RAID
97 *      Operations Status Event data.
98 *      Added four new IR Configuration Change List Event data
99 *      ReasonCode values.
100 *      Added two new ReasonCode defines for SAS Device Status
101 *      Change Event data.
102 *      Added three new DiscoveryStatus bits for the SAS
103 *      Discovery event data.
104 *      Added Multiplexing Status Change bit to the PhyStatus
105 *      field of the SAS Topology Change List event data.
106 *      Removed define for MPI2_INIT_IMAGE_BOOTFLAGS_XMEMCOPY.
107 *      BootFlags are now product-specific.
108 *      Added defines for the individual signature bytes
109 *      for MPI2_INIT_IMAGE_FOOTER.
110 * 01-19-09 02.00.10 Added MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY define.
111 *      Added MPI2_EVENT_SAS_DISC_DS_DOWNSTREAM_INITIATOR
112 *      define.
113 *      Added MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE
114 *      define.
115 *      Removed MPI2_EVENT_SAS_DISC_DS_SATA_INIT_FAILURE define.
116 * 05-06-09 02.00.11 Added MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR define.
117 *      Added MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX define.
118 *      Added two new reason codes for SAS Device Status Change
119 *      Event.
120 *      Added new event: SAS PHY Counter.
121 * 07-30-09 02.00.12 Added GPIO Interrupt event define and structure.
122 *      Added MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER define.
123 *      Added new product id family for 2208.
124 * 10-28-09 02.00.13 Added HostMSIxVectors field to MPI2_IOC_INIT_REQUEST.
125 *      Added MaxMSIxVectors field to MPI2_IOC_FACTS_REPLY.
126 *      Added MinDevHandle field to MPI2_IOC_FACTS_REPLY.
127 *      Added MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY.
128 *      Added MPI2_EVENT_HOST_BASED_DISCOVERY_PHY define.
129 *      Added MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER define.
130 *      Added Host Based Discovery Phy Event data.
131 *      Added defines for ProductID Product field
132 *      (MPI2_FW_HEADER_PID_).
133 *      Modified values for SAS ProductID Family
134 *      (MPI2_FW_HEADER_PID_FAMILY_).
135 * 02-10-10 02.00.14 Added SAS Quiesce Event structure and defines.
136 *      Added PowerManagementControl Request structures and
137 *      defines.
138 * 05-12-10 02.00.15 Marked Task Set Full Event as obsolete.
139 *      Added MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY define.
140 * 11-10-10 02.00.16 Added MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC.
141 * 02-23-11 02.00.17 Added SAS NOTIFY Primitive event, and added
142 *      SASNotifyPrimitiveMasks field to
143 *      MPI2_EVENT_NOTIFICATION_REQUEST.
144 *      Added Temperature Threshold Event.
145 *      Added Host Message Event.
146 *      Added Send Host Message request and reply.
147 * 05-25-11 02.00.18 For Extended Image Header, added
148 *      MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC and
149 *      MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC defines.
150 *      Deprecated MPI2_EXT_IMAGE_TYPE_MAX define.

```

```

151 * 08-24-11 02.00.19 Added PhysicalPort field to
152 *      MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE structure.
153 *      Marked MPI2_PM_CONTROL_FEATURE_PCIE_LINK as obsolete.
154 * 11-18-11 02.00.20 Incorporating additions for MPI v2.5.
155 * 03-29-12 02.00.21 Added a product specific range to event values.
156 * 07-26-12 02.00.22 Added MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE.
157 *      Added ElapsedSeconds field to
158 *      MPI2_EVENT_DATA_IR_OPERATION_STATUS.
159 * 08-19-13 02.00.23 For IOCInit, added MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE
160 *      and MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY.
161 *      Added MPI2_IOCFACTS_CAPABILITY_RDPQ_ARRAY_CAPABLE.
162 *      Added MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY.
163 *      Added Encrypted Hash Extended Image.
164 * 12-05-13 02.00.24 Added MPI25_HASH_IMAGE_TYPE_BIOS.
165 * -----
166 */

168 #ifndef MPI2_IOC_H
169 #define MPI2_IOC_H

171 /*****
172 *
173 *      IOC Messages
174 *
175 *****/

177 /*****
178 *      IOCInit message
179 *****/

181 /* IOCInit Request message */
182 typedef struct _MPI2_IOC_INIT_REQUEST
183 {
184     U8          WhoInit;          /* 0x00 */
185     U8          Reserved1;        /* 0x01 */
186     U8          ChainOffset;     /* 0x02 */
187     U8          Function;        /* 0x03 */
188     U16         Reserved2;       /* 0x04 */
189     U8          Reserved3;       /* 0x06 */
190     U8          MsgFlags;        /* 0x07 */
191     U8          VP_ID;           /* 0x08 */
192     U8          VF_ID;           /* 0x09 */
193     U16         Reserved4;       /* 0x0A */
194     U16         MsgVersion;      /* 0x0C */
195     U16         HeaderVersion;   /* 0x0E */
196     U32         Reserved5;       /* 0x10 */
197     U16         Reserved6;       /* 0x14 */
198     U8          Reserved7;       /* 0x16 */
199     U8          HostMSIxVectors; /* 0x17 */
200     U16         Reserved8;       /* 0x18 */
201     U32         Reserved6;       /* 0x1A */
202     U16         Reserved7;       /* 0x1C */
203     U16         SystemRequestFrameSize; /* 0x1E */
204     U32         ReplyDescriptorPostQueueDepth; /* 0x20 */
205     U32         ReplyFreeQueueDepth; /* 0x24 */
206     U64         SenseBufferAddressHigh; /* 0x28 */
207     U64         SystemReplyAddressHigh; /* 0x2C */
208     U64         SystemRequestFrameBaseAddress; /* 0x30 */
209     U64         ReplyDescriptorPostQueueAddress; /* 0x34 */
210     U64         ReplyFreeQueueAddress; /* 0x38 */
211     U64         TimeStamp;       /* 0x40 */
212 } MPI2_IOC_INIT_REQUEST, MPI2_POINTER PTR_MPI2_IOC_INIT_REQUEST,
  Mpi2IOCInitRequest_t, MPI2_POINTER pMpi2IOCInitRequest_t;

213 /* WhoInit values */
214 #define MPI2_WHOINIT_NOT_INITIALIZED (0x00)

```

```

215 #define MPI2_WHOINIT_SYSTEM_BIOS          (0x01)
216 #define MPI2_WHOINIT_ROM_BIOS            (0x02)
217 #define MPI2_WHOINIT_PCI_PEER            (0x03)
218 #define MPI2_WHOINIT_HOST_DRIVER        (0x04)
219 #define MPI2_WHOINIT_MANUFACTURER       (0x05)

221 /* MsgFlags */
222 #define MPI2_IOCINIT_MSGFLAG_RDPQ_ARRAY_MODE (0x01)

224 /* MsgVersion */
225 #define MPI2_IOCINIT_MSGVERSION_MAJOR_MASK (0xFF00)
226 #define MPI2_IOCINIT_MSGVERSION_MAJOR_SHIFT (8)
227 #define MPI2_IOCINIT_MSGVERSION_MINOR_MASK (0x00FF)
228 #define MPI2_IOCINIT_MSGVERSION_MINOR_SHIFT (0)

230 /* HeaderVersion */
231 #define MPI2_IOCINIT_HDRVERSION_UNIT_MASK (0xFF00)
232 #define MPI2_IOCINIT_HDRVERSION_UNIT_SHIFT (8)
233 #define MPI2_IOCINIT_HDRVERSION_DEV_MASK (0x00FF)
234 #define MPI2_IOCINIT_HDRVERSION_DEV_SHIFT (0)

236 /* minimum depth for a Reply Descriptor Post Queue */
201 /* minimum depth for the Reply Descriptor Post Queue */
237 #define MPI2_RDPQ_DEPTH_MIN (16)

239 /* Reply Descriptor Post Queue Array Entry */
240 typedef struct _MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY
241 {
242     U64          RDPQBaseAddress;          /* 0x00 */
243     U32          Reserved1;               /* 0x08 */
244     U32          Reserved2;               /* 0x0C */
245 } MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
246 MPI2_POINTER_PTR_MPI2_IOC_INIT_RDPQ_ARRAY_ENTRY,
247 Mpi2IOCInitRDPQArrayEntry, MPI2_POINTER pMpi2IOCInitRDPQArrayEntry;

249 /* IOCInit Reply message */
250 typedef struct _MPI2_IOC_INIT_REPLY
251 {
252     U8          WhoInit;                  /* 0x00 */
253     U8          Reserved1;                /* 0x01 */
254     U8          MsgLength;                /* 0x02 */
255     U8          Function;                 /* 0x03 */
256     U16         Reserved2;                /* 0x04 */
257     U8          Reserved3;                /* 0x06 */
258     U8          MsgFlags;                 /* 0x07 */
259     U8          VP_ID;                    /* 0x08 */
260     U8          VF_ID;                    /* 0x09 */
261     U16         Reserved4;                /* 0x0A */
262     U16         Reserved5;                /* 0x0C */
263     U16         IOCStatus;                /* 0x0E */
264     U32         IOCLogInfo;               /* 0x10 */
265 } MPI2_IOC_INIT_REPLY, MPI2_POINTER_PTR_MPI2_IOC_INIT_REPLY,
    unchanged_portion_omitted_
286 Mpi2IOCFactsRequest_t, MPI2_POINTER pMpi2IOCFactsRequest_t;

289 /* IOCFacts Reply message */
290 typedef struct _MPI2_IOC_FACTS_REPLY
291 {
292     U16         MsgVersion;                /* 0x00 */
293     U8          MsgLength;                /* 0x02 */
294     U8          Function;                 /* 0x03 */
295     U16         HeaderVersion;            /* 0x04 */
296     U8          IOCNumber;                /* 0x06 */
297     U8          MsgFlags;                 /* 0x07 */
298     U8          VP_ID;                    /* 0x08 */

```

```

299     U8          VF_ID;                    /* 0x09 */
300     U16         Reserved1;                /* 0x0A */
301     U16         IOCExceptions;            /* 0x0C */
302     U16         IOCStatus;                /* 0x0E */
303     U32         IOCLogInfo;               /* 0x10 */
304     U8          MaxChainDepth;            /* 0x14 */
305     U8          WhoInit;                  /* 0x15 */
306     U8          NumberOfPorts;            /* 0x16 */
307     U8          MaxSasVectors;            /* 0x17 */
263     U8          Reserved2;                /* 0x17 */
308     U16         RequestCredit;            /* 0x18 */
309     U16         ProductID;                 /* 0x1A */
310     U32         IOCCapabilities;           /* 0x1C */
311     MPI2_VERSION_UNION FWVersion;         /* 0x20 */
312     U16         IOCRequestFrameSize;      /* 0x24 */
313     U16         IOCMaxChainSegmentsSize; /* 0x26 */ /* MPI 2.
269     U16         Reserved3;                /* 0x26 */
314     U16         MaxInitiators;            /* 0x28 */
315     U16         MaxTargets;                /* 0x2A */
316     U16         MaxSasExpanders;          /* 0x2C */
317     U16         MaxEnclosures;            /* 0x2E */
318     U16         ProtocolFlags;            /* 0x30 */
319     U16         HighPriorityCredit;        /* 0x32 */
320     U16         MaxReplyDescriptorPostQueueDepth; /* 0x34 */
321     U8          ReplyFrameSize;           /* 0x36 */
322     U8          MaxVolumes;                /* 0x37 */
323     U16         MaxDevHandle;              /* 0x38 */
324     U16         MaxPersistentEntries;     /* 0x3A */
325     U16         MinDevHandle;              /* 0x3C */
326     U16         Reserved4;                /* 0x3E */
281     U32         Reserved4;                /* 0x3C */
327 } MPI2_IOC_FACTS_REPLY, MPI2_POINTER_PTR_MPI2_IOC_FACTS_REPLY,
328 Mpi2IOCFactsReply_t, MPI2_POINTER pMpi2IOCFactsReply_t;

330 /* MsgVersion */
331 #define MPI2_IOCFACTS_MSGVERSION_MAJOR_MASK (0xFF00)
332 #define MPI2_IOCFACTS_MSGVERSION_MAJOR_SHIFT (8)
333 #define MPI2_IOCFACTS_MSGVERSION_MINOR_MASK (0x00FF)
334 #define MPI2_IOCFACTS_MSGVERSION_MINOR_SHIFT (0)

336 /* HeaderVersion */
337 #define MPI2_IOCFACTS_HDRVERSION_UNIT_MASK (0xFF00)
338 #define MPI2_IOCFACTS_HDRVERSION_UNIT_SHIFT (8)
339 #define MPI2_IOCFACTS_HDRVERSION_DEV_MASK (0x00FF)
340 #define MPI2_IOCFACTS_HDRVERSION_DEV_SHIFT (0)

342 /* IOCExceptions */
343 #define MPI2_IOCFACTS_EXCEPT_PARTIAL_MEMORY_FAILURE (0x0200)
344 #define MPI2_IOCFACTS_EXCEPT_IR_FOREIGN_CONFIG_MAX (0x0100)

346 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_MASK (0x00E0)
347 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_GOOD (0x0000)
348 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_BACKUP (0x0020)
349 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_RESTORED (0x0040)
350 #define MPI2_IOCFACTS_EXCEPT_BOOTSTAT_CORRUPT_BACKUP (0x0060)

352 #define MPI2_IOCFACTS_EXCEPT_METADATA_UNSUPPORTED (0x0010)
353 #define MPI2_IOCFACTS_EXCEPT_MANUFACT_CHECKSUM_FAIL (0x0008)
354 #define MPI2_IOCFACTS_EXCEPT_FW_CHECKSUM_FAIL (0x0004)
355 #define MPI2_IOCFACTS_EXCEPT_RAID_CONFIG_INVALID (0x0002)
356 #define MPI2_IOCFACTS_EXCEPT_CONFIG_CHECKSUM_FAIL (0x0001)

358 /* defines for WhoInit field are after the IOCInit Request */

360 /* ProductID field uses MPI2_FW_HEADER_PID_ */

```

```

362 /* IOCCapabilities */
363 #define MPI2_IOCFACTS_CAPABILITY_RDPO_ARRAY_CAPABLE (0x00040000)
364 #define MPI2_IOCFACTS_CAPABILITY_FAST_PATH_CAPABLE (0x00020000)
365 #define MPI2_IOCFACTS_CAPABILITY_HOST_BASED_DISCOVERY (0x00010000)
366 #define MPI2_IOCFACTS_CAPABILITY_MSI_X_INDEX (0x00008000)
367 #define MPI2_IOCFACTS_CAPABILITY_RAID_ACCELERATOR (0x00004000)
368 #define MPI2_IOCFACTS_CAPABILITY_EVENT_REPLAY (0x00002000)
369 #define MPI2_IOCFACTS_CAPABILITY_INTEGRATED_RAID (0x00001000)
370 #define MPI2_IOCFACTS_CAPABILITY_TLR (0x00000800)
371 #define MPI2_IOCFACTS_CAPABILITY_MULTICAST (0x00000100)
372 #define MPI2_IOCFACTS_CAPABILITY_BIDIRECTIONAL_TARGET (0x00000080)
373 #define MPI2_IOCFACTS_CAPABILITY_EEDP (0x00000040)
374 #define MPI2_IOCFACTS_CAPABILITY_EXTENDED_BUFFER (0x00000020)
375 #define MPI2_IOCFACTS_CAPABILITY_SNAPSHOT_BUFFER (0x00000010)
376 #define MPI2_IOCFACTS_CAPABILITY_DIAG_TRACE_BUFFER (0x00000008)
377 #define MPI2_IOCFACTS_CAPABILITY_TASK_SET_FULL_HANDLING (0x00000004)

379 /* ProtocolFlags */
380 #define MPI2_IOCFACTS_PROTOCOL_SCSI_TARGET (0x0001)
381 #define MPI2_IOCFACTS_PROTOCOL_SCSI_INITIATOR (0x0002)

384 /*****
385 * PortFacts message
386 *****/

388 /* PortFacts Request message */
389 typedef struct _MPI2_PORT_FACTS_REQUEST
390 {
391     U16 Reserved1; /* 0x00 */
392     U8 ChainOffset; /* 0x02 */
393     U8 Function; /* 0x03 */
394     U16 Reserved2; /* 0x04 */
395     U8 PortNumber; /* 0x06 */
396     U8 MsgFlags; /* 0x07 */
397     U8 VP_ID; /* 0x08 */
398     U8 VF_ID; /* 0x09 */
399     U16 Reserved3; /* 0x0A */
400 } MPI2_PORT_FACTS_REQUEST, MPI2_POINTER PTR_MPI2_PORT_FACTS_REQUEST,
    unchanged_portion_omitted_
472 Mpi2PortEnableReply_t, MPI2_POINTER pMpi2PortEnableReply_t;

475 /*****
476 * EventNotification message
477 *****/

479 /* EventNotification Request message */
480 #define MPI2_EVENT_NOTIFY_EVENTMASK_WORDS (4)

482 typedef struct _MPI2_EVENT_NOTIFICATION_REQUEST
483 {
484     U16 Reserved1; /* 0x00 */
485     U8 ChainOffset; /* 0x02 */
486     U8 Function; /* 0x03 */
487     U16 Reserved2; /* 0x04 */
488     U8 Reserved3; /* 0x06 */
489     U8 MsgFlags; /* 0x07 */
490     U8 VP_ID; /* 0x08 */
491     U8 VF_ID; /* 0x09 */
492     U16 Reserved4; /* 0x0A */
493     U32 Reserved5; /* 0x0C */
494     U32 Reserved6; /* 0x10 */
495     U32 EventMasks[MPI2_EVENT_NOTIFY_EVENTMASK_WORDS]; /* 0x1
496     U16 SASBroadcastPrimitiveMasks; /* 0x24 */
497     U16 SASNotifyPrimitiveMasks; /* 0x26 */

```

```

448     U16 Reserved7; /* 0x26 */
498     U32 Reserved8; /* 0x28 */
499 } MPI2_EVENT_NOTIFICATION_REQUEST,
    unchanged_portion_omitted_
524 Mpi2EventNotificationReply_t, MPI2_POINTER pMpi2EventNotificationReply_t;

526 /* AckRequired */
527 #define MPI2_EVENT_NOTIFICATION_ACK_NOT_REQUIRED (0x00)
528 #define MPI2_EVENT_NOTIFICATION_ACK_REQUIRED (0x01)

530 /* Event */
531 #define MPI2_EVENT_LOG_DATA (0x0001)
532 #define MPI2_EVENT_STATE_CHANGE (0x0002)
533 #define MPI2_EVENT_HARD_RESET_RECEIVED (0x0005)
534 #define MPI2_EVENT_EVENT_CHANGE (0x000A)
535 #define MPI2_EVENT_TASK_SET_FULL (0x000E) /* obsolete */
486 #define MPI2_EVENT_TASK_SET_FULL (0x000E)
536 #define MPI2_EVENT_SAS_DEVICE_STATUS_CHANGE (0x000F)
537 #define MPI2_EVENT_IR_OPERATION_STATUS (0x0014)
538 #define MPI2_EVENT_SAS_DISCOVERY (0x0016)
539 #define MPI2_EVENT_SAS_BROADCAST_PRIMITIVE (0x0017)
540 #define MPI2_EVENT_SAS_INIT_DEVICE_STATUS_CHANGE (0x0018)
541 #define MPI2_EVENT_SAS_INIT_TABLE_OVERFLOW (0x0019)
542 #define MPI2_EVENT_SAS_TOPOLOGY_CHANGE_LIST (0x001C)
543 #define MPI2_EVENT_SAS_ENCL_DEVICE_STATUS_CHANGE (0x001D)
544 #define MPI2_EVENT_IR_VOLUME (0x001E)
545 #define MPI2_EVENT_IR_PHYSICAL_DISK (0x001F)
546 #define MPI2_EVENT_IR_CONFIGURATION_CHANGE_LIST (0x0020)
547 #define MPI2_EVENT_LOG_ENTRY_ADDED (0x0021)
548 #define MPI2_EVENT_SAS_PHY_COUNTER (0x0022)
549 #define MPI2_EVENT_GPIO_INTERRUPT (0x0023)
550 #define MPI2_EVENT_HOST_BASED_DISCOVERY_PHY (0x0024)
551 #define MPI2_EVENT_SAS_QUIESCE (0x0025)
552 #define MPI2_EVENT_SAS_NOTIFY_PRIMITIVE (0x0026)
553 #define MPI2_EVENT_TEMP_THRESHOLD (0x0027)
554 #define MPI2_EVENT_HOST_MESSAGE (0x0028)
555 #define MPI2_EVENT_POWER_PERFORMANCE_CHANGE (0x0029)
556 #define MPI2_EVENT_MIN_PRODUCT_SPECIFIC (0x006E)
557 #define MPI2_EVENT_MAX_PRODUCT_SPECIFIC (0x007F)

560 /* Log Entry Added Event data */

562 /* the following structure matches MPI2_LOG_0_ENTRY in mpi2_cnfg.h */
563 #define MPI2_EVENT_DATA_LOG_DATA_LENGTH (0x1C)

565 typedef struct _MPI2_EVENT_DATA_LOG_ENTRY_ADDED
566 {
567     U64 TimeStamp; /* 0x00 */
568     U32 Reserved1; /* 0x08 */
569     U16 LogSequence; /* 0x0C */
570     U16 LogEntryQualifier; /* 0x0E */
571     U8 VP_ID; /* 0x10 */
572     U8 VF_ID; /* 0x11 */
573     U16 Reserved2; /* 0x12 */
574     U8 LogData[MPI2_EVENT_DATA_LOG_DATA_LENGTH]; /* 0x14 */
575 } MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
576 MPI2_POINTER PTR_MPI2_EVENT_DATA_LOG_ENTRY_ADDED,
577 Mpi2EventDataLogEntryAdded_t, MPI2_POINTER pMpi2EventDataLogEntryAdded_t;

580 /* GPIO Interrupt Event data */

582 typedef struct _MPI2_EVENT_DATA_GPIO_INTERRUPT
583 {
584     U8 GPIONum; /* 0x00 */

```

```

585     U8           Reserved1;           /* 0x01 */
586     U16          Reserved2;           /* 0x02 */
587 } MPI2_EVENT_DATA_GPIO_INTERRUPT,
588 MPI2_POINTER PTR_MPI2_EVENT_DATA_GPIO_INTERRUPT,
589 Mpi2EventDataGpioInterrupt_t, MPI2_POINTER pMpi2EventDataGpioInterrupt_t;

592 /* Temperature Threshold Event data */

594 typedef struct _MPI2_EVENT_DATA_TEMPERATURE
595 {
596     U16          Status;               /* 0x00 */
597     U8           SensorNum;            /* 0x02 */
598     U8           Reserved1;            /* 0x03 */
599     U16          CurrentTemperature;    /* 0x04 */
600     U16          Reserved2;            /* 0x06 */
601     U32          Reserved3;            /* 0x08 */
602     U32          Reserved4;            /* 0x0C */
603 } MPI2_EVENT_DATA_TEMPERATURE,
604 MPI2_POINTER PTR_MPI2_EVENT_DATA_TEMPERATURE,
605 Mpi2EventDataTemperature_t, MPI2_POINTER pMpi2EventDataTemperature_t;

607 /* Temperature Threshold Event data Status bits */
608 #define MPI2_EVENT_TEMPERATURE3_EXCEEDED (0x0008)
609 #define MPI2_EVENT_TEMPERATURE2_EXCEEDED (0x0004)
610 #define MPI2_EVENT_TEMPERATURE1_EXCEEDED (0x0002)
611 #define MPI2_EVENT_TEMPERATURE0_EXCEEDED (0x0001)

614 /* Host Message Event data */

616 typedef struct _MPI2_EVENT_DATA_HOST_MESSAGE
617 {
618     U8           SourceVF_ID;          /* 0x00 */
619     U8           Reserved1;            /* 0x01 */
620     U16          Reserved2;            /* 0x02 */
621     U32          Reserved3;            /* 0x04 */
622     U32          HostData[1];         /* 0x08 */
623 } MPI2_EVENT_DATA_HOST_MESSAGE, MPI2_POINTER PTR_MPI2_EVENT_DATA_HOST_MESSAGE,
624 Mpi2EventDataHostMessage_t, MPI2_POINTER pMpi2EventDataHostMessage_t;

627 /* Power Performance Change Event */

629 typedef struct _MPI2_EVENT_DATA_POWER_PERF_CHANGE
630 {
631     U8           CurrentPowerMode;     /* 0x00 */
632     U8           PreviousPowerMode;    /* 0x01 */
633     U16          Reserved1;            /* 0x02 */
634 } MPI2_EVENT_DATA_POWER_PERF_CHANGE,
635 MPI2_POINTER PTR_MPI2_EVENT_DATA_POWER_PERF_CHANGE,
636 Mpi2EventDataPowerPerfChange_t, MPI2_POINTER pMpi2EventDataPowerPerfChange_t;

638 /* defines for CurrentPowerMode and PreviousPowerMode fields */
639 #define MPI2_EVENT_PM_INIT_MASK (0xC0)
640 #define MPI2_EVENT_PM_INIT_UNAVAILABLE (0x00)
641 #define MPI2_EVENT_PM_INIT_HOST (0x40)
642 #define MPI2_EVENT_PM_INIT_IO_UNIT (0x80)
643 #define MPI2_EVENT_PM_INIT_PCIE_DPA (0xC0)

645 #define MPI2_EVENT_PM_MODE_MASK (0x07)
646 #define MPI2_EVENT_PM_MODE_UNAVAILABLE (0x00)
647 #define MPI2_EVENT_PM_MODE_UNKNOWN (0x01)
648 #define MPI2_EVENT_PM_MODE_FULL_POWER (0x04)
649 #define MPI2_EVENT_PM_MODE_REDUCED_POWER (0x05)
650 #define MPI2_EVENT_PM_MODE_STANDBY (0x06)

```

```

653 /* Hard Reset Received Event data */

655 typedef struct _MPI2_EVENT_DATA_HARD_RESET_RECEIVED
656 {
657     U8           Reserved1;           /* 0x00 */
658     U8           Port;                /* 0x01 */
659     U16          Reserved2;           /* 0x02 */
660 } MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
661 MPI2_POINTER PTR_MPI2_EVENT_DATA_HARD_RESET_RECEIVED,
662 Mpi2EventDataHardResetReceived_t,
663 MPI2_POINTER pMpi2EventDataHardResetReceived_t;

666 /* Task Set Full Event data */
667 /* this event is obsolete */

669 typedef struct _MPI2_EVENT_DATA_TASK_SET_FULL
670 {
671     U16          DevHandle;            /* 0x00 */
672     U16          CurrentDepth;         /* 0x02 */
673 } MPI2_EVENT_DATA_TASK_SET_FULL, MPI2_POINTER PTR_MPI2_EVENT_DATA_TASK_SET_FULL,
674 Mpi2EventDataTaskSetFull_t, MPI2_POINTER pMpi2EventDataTaskSetFull_t;

677 /* SAS Device Status Change Event data */

679 typedef struct _MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE
680 {
681     U16          TaskTag;              /* 0x00 */
682     U8           ReasonCode;           /* 0x02 */
683     U8           PhysicalPort;         /* 0x03 */
684     U8           Reserved1;            /* 0x04 */
685     U8           ASC;                  /* 0x05 */
686     U16          DevHandle;            /* 0x06 */
687     U32          Reserved2;            /* 0x08 */
688     U64          SASAddress;           /* 0x0C */
689     U8           LUN[8];               /* 0x14 */
690 } MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
691 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE,
692 Mpi2EventDataSasDeviceStatusChange_t,
693 MPI2_POINTER pMpi2EventDataSasDeviceStatusChange_t;

695 /* SAS Device Status Change Event data ReasonCode values */
696 #define MPI2_EVENT_SAS_DEV_STAT_RC_SMART_DATA (0x05)
697 #define MPI2_EVENT_SAS_DEV_STAT_RC_UNSUPPORTED (0x07)
698 #define MPI2_EVENT_SAS_DEV_STAT_RC_INTERNAL_DEVICE_RESET (0x08)
699 #define MPI2_EVENT_SAS_DEV_STAT_RC_TASK_ABORT_INTERNAL (0x09)
700 #define MPI2_EVENT_SAS_DEV_STAT_RC_ABORT_TASK_SET_INTERNAL (0x0A)
701 #define MPI2_EVENT_SAS_DEV_STAT_RC_CLEAR_TASK_SET_INTERNAL (0x0B)
702 #define MPI2_EVENT_SAS_DEV_STAT_RC_QUERY_TASK_INTERNAL (0x0C)
703 #define MPI2_EVENT_SAS_DEV_STAT_RC_ASYNC_NOTIFICATION (0x0D)
704 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_INTERNAL_DEV_RESET (0x0E)
705 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_TASK_ABORT_INTERNAL (0x0F)
706 #define MPI2_EVENT_SAS_DEV_STAT_RC_SATA_INIT_FAILURE (0x10)
707 #define MPI2_EVENT_SAS_DEV_STAT_RC_EXPANDER_REDUCED_FUNCTIONALITY (0x11)
708 #define MPI2_EVENT_SAS_DEV_STAT_RC_CMP_EXPANDER_REDUCED_FUNCTIONALITY (0x12)

711 /* Integrated RAID Operation Status Event data */

713 typedef struct _MPI2_EVENT_DATA_IR_OPERATION_STATUS
714 {
715     U16          VolDevHandle;         /* 0x00 */

```

```
716 U16 Reserved1; /* 0x02 */
717 U8 RAIDOperation; /* 0x04 */
718 U8 PercentComplete; /* 0x05 */
719 U16 Reserved2; /* 0x06 */
720 U32 ElapsedSeconds; /* 0x08 */
598 U32 Resereved3; /* 0x08 */
721 } MPI2_EVENT_DATA_IR_OPERATION_STATUS,
```

```
unchanged_portion_omitted
882 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_BROADCAST_PRIMITIVE,
883 Mpi2EventDataSasBroadcastPrimitive_t,
884 MPI2_POINTER pMpi2EventDataSasBroadcastPrimitive_t;
```

```
886 /* defines for the Primitive field */
887 #define MPI2_EVENT_PRIMITIVE_CHANGE (0x01)
888 #define MPI2_EVENT_PRIMITIVE_SES (0x02)
889 #define MPI2_EVENT_PRIMITIVE_EXPANDER (0x03)
890 #define MPI2_EVENT_PRIMITIVE_ASYNCHRONOUS_EVENT (0x04)
891 #define MPI2_EVENT_PRIMITIVE_RESERVED3 (0x05)
892 #define MPI2_EVENT_PRIMITIVE_RESERVED4 (0x06)
893 #define MPI2_EVENT_PRIMITIVE_CHANGE0_RESERVED (0x07)
894 #define MPI2_EVENT_PRIMITIVE_CHANGE1_RESERVED (0x08)
```

897 /\* SAS Notify Primitive Event data \*/

```
899 typedef struct _MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE
900 {
901 U8 PhyNum; /* 0x00 */
902 U8 Port; /* 0x01 */
903 U8 Reserved1; /* 0x02 */
904 U8 Primitive; /* 0x03 */
905 } MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
906 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_NOTIFY_PRIMITIVE,
907 Mpi2EventDataSasNotifyPrimitive_t,
908 MPI2_POINTER pMpi2EventDataSasNotifyPrimitive_t;
```

```
910 /* defines for the Primitive field */
911 #define MPI2_EVENT_NOTIFY_ENABLE_SPINUP (0x01)
912 #define MPI2_EVENT_NOTIFY_POWER_LOSS_EXPECTED (0x02)
913 #define MPI2_EVENT_NOTIFY_RESERVED1 (0x03)
914 #define MPI2_EVENT_NOTIFY_RESERVED2 (0x04)
```

917 /\* SAS Initiator Device Status Change Event data \*/

```
919 typedef struct _MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE
920 {
921 U8 ReasonCode; /* 0x00 */
922 U8 PhysicalPort; /* 0x01 */
923 U16 DevHandle; /* 0x02 */
924 U64 SASAddress; /* 0x04 */
925 } MPI2_EVENT_DATA_SAS_INIT_DEV_STATUS_CHANGE,
```

```
unchanged_portion_omitted
979 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_TOPOLOGY_CHANGE_LIST,
980 Mpi2EventDataSasTopologyChangeList_t,
981 MPI2_POINTER pMpi2EventDataSasTopologyChangeList_t;
```

```
983 /* values for the ExpStatus field */
984 #define MPI2_EVENT_SAS_TOPO_ES_NO_EXPANDER (0x00)
985 #define MPI2_EVENT_SAS_TOPO_ES_ADDED (0x01)
986 #define MPI2_EVENT_SAS_TOPO_ES_NOT_RESPONDING (0x02)
987 #define MPI2_EVENT_SAS_TOPO_ES_RESPONDING (0x03)
988 #define MPI2_EVENT_SAS_TOPO_ES_DELAY_NOT_RESPONDING (0x04)
```

```
990 /* defines for the LinkRate field */
991 #define MPI2_EVENT_SAS_TOPO_LR_CURRENT_MASK (0xF0)
```

```
992 #define MPI2_EVENT_SAS_TOPO_LR_CURRENT_SHIFT (4)
993 #define MPI2_EVENT_SAS_TOPO_LR_PREV_MASK (0x0F)
994 #define MPI2_EVENT_SAS_TOPO_LR_PREV_SHIFT (0)
```

```
996 #define MPI2_EVENT_SAS_TOPO_LR_UNKNOWN_LINK_RATE (0x00)
997 #define MPI2_EVENT_SAS_TOPO_LR_PHY_DISABLED (0x01)
998 #define MPI2_EVENT_SAS_TOPO_LR_NEGOTIATION_FAILED (0x02)
999 #define MPI2_EVENT_SAS_TOPO_LR_SATA_OOB_COMPLETE (0x03)
1000 #define MPI2_EVENT_SAS_TOPO_LR_PORT_SELECTOR (0x04)
1001 #define MPI2_EVENT_SAS_TOPO_LR_SMP_RESET_IN_PROGRESS (0x05)
1002 #define MPI2_EVENT_SAS_TOPO_LR_UNSUPPORTED_PHY (0x06)
1003 #define MPI2_EVENT_SAS_TOPO_LR_RATE_1_5 (0x08)
1004 #define MPI2_EVENT_SAS_TOPO_LR_RATE_3_0 (0x09)
1005 #define MPI2_EVENT_SAS_TOPO_LR_RATE_6_0 (0x0A)
1006 #define MPI25_EVENT_SAS_TOPO_LR_RATE_12_0 (0x0B)
```

```
1008 /* values for the PhyStatus field */
1009 #define MPI2_EVENT_SAS_TOPO_PHYSTATUS_VACANT (0x80)
1010 #define MPI2_EVENT_SAS_TOPO_PS_MULTIPLEX_CHANGE (0x10)
1011 /* values for the PhyStatus ReasonCode sub-field */
1012 #define MPI2_EVENT_SAS_TOPO_RC_MASK (0x0F)
1013 #define MPI2_EVENT_SAS_TOPO_RC_TARG_ADDED (0x01)
1014 #define MPI2_EVENT_SAS_TOPO_RC_TARG_NOT_RESPONDING (0x02)
1015 #define MPI2_EVENT_SAS_TOPO_RC_PHY_CHANGED (0x03)
1016 #define MPI2_EVENT_SAS_TOPO_RC_NO_CHANGE (0x04)
1017 #define MPI2_EVENT_SAS_TOPO_RC_DELAY_NOT_RESPONDING (0x05)
```

1020 /\* SAS Enclosure Device Status Change Event data \*/

```
1022 typedef struct _MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE
1023 {
1024 U16 EnclosureHandle; /* 0x00 */
1025 U8 ReasonCode; /* 0x02 */
1026 U8 PhysicalPort; /* 0x03 */
1027 U64 EnclosureLogicalID; /* 0x04 */
1028 U16 NumSlots; /* 0x0C */
1029 U16 StartSlot; /* 0x0E */
1030 U32 PhyBits; /* 0x10 */
1031 } MPI2_EVENT_DATA_SAS_ENCL_DEV_STATUS_CHANGE,
```

```
unchanged_portion_omitted
1059 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_PHY_COUNTER,
1060 Mpi2EventDataSasPhyCounter_t, MPI2_POINTER pMpi2EventDataSasPhyCounter_t;
```

1062 /\* use MPI2\_SASPHY3\_EVENT\_CODE\_ values from mpi2\_cnfg.h for the PhyEventCode fie

1064 /\* use MPI2\_SASPHY3\_COUNTER\_TYPE\_ values from mpi2\_cnfg.h for the CounterType fi

1066 /\* use MPI2\_SASPHY3\_TIME\_UNITS\_ values from mpi2\_cnfg.h for the TimeUnits field

1068 /\* use MPI2\_SASPHY3\_TFLAGS\_ values from mpi2\_cnfg.h for the ThresholdFlags field

1071 /\* SAS Quiesce Event data \*/

```
1073 typedef struct _MPI2_EVENT_DATA_SAS_QUIESCE
1074 {
1075 U8 ReasonCode; /* 0x00 */
1076 U8 Reserved1; /* 0x01 */
1077 U16 Reserved2; /* 0x02 */
1078 U32 Reserved3; /* 0x04 */
1079 } MPI2_EVENT_DATA_SAS_QUIESCE,
1080 MPI2_POINTER PTR_MPI2_EVENT_DATA_SAS_QUIESCE,
1081 Mpi2EventDataSasQuiesce_t, MPI2_POINTER pMpi2EventDataSasQuiesce_t;
```

1083 /\* SAS Quiesce Event data ReasonCode values \*/

```

1084 #define MPI2_EVENT_SAS_QUIESCE_RC_STARTED          (0x01)
1085 #define MPI2_EVENT_SAS_QUIESCE_RC_COMPLETED        (0x02)

1088 /* Host Based Discovery Phy Event data */

1090 typedef struct _MPI2_EVENT_HBD_PHY_SAS
1091 {
1092     U8          Flags;                /* 0x00 */
1093     U8          NegotiatedLinkRate;  /* 0x01 */
1094     U8          PhyNum;               /* 0x02 */
1095     U8          PhysicalPort;        /* 0x03 */
1096     U32         Reserved1;           /* 0x04 */
1097     U8          InitialFrame[28];    /* 0x08 */
1098 } MPI2_EVENT_HBD_PHY_SAS, MPI2_POINTER PTR_MPI2_EVENT_HBD_PHY_SAS,
1099   Mpi2EventHbdPhySas_t, MPI2_POINTER pMpi2EventHbdPhySas_t;

1101 /* values for the Flags field */
1102 #define MPI2_EVENT_HBD_SAS_FLAGS_FRAME_VALID      (0x02)
1103 #define MPI2_EVENT_HBD_SAS_FLAGS_SATA_FRAME      (0x01)

1105 /* use MPI2_SAS_NEG_LINK_RATE_ defines from mpi2_cnfg.h for the NegotiatedLinkRa

1107 typedef union _MPI2_EVENT_HBD_DESCRIPTOR
1108 {
1109     MPI2_EVENT_HBD_PHY_SAS      Sas;
1110 } MPI2_EVENT_HBD_DESCRIPTOR, MPI2_POINTER PTR_MPI2_EVENT_HBD_DESCRIPTOR,
1111   Mpi2EventHbdDescriptor_t, MPI2_POINTER pMpi2EventHbdDescriptor_t;

1113 typedef struct _MPI2_EVENT_DATA_HBD_PHY
1114 {
1115     U8          DescriptorType;       /* 0x00 */
1116     U8          Reserved1;            /* 0x01 */
1117     U16         Reserved2;            /* 0x02 */
1118     U32         Reserved3;            /* 0x04 */
1119     MPI2_EVENT_HBD_DESCRIPTOR        Descriptor; /* 0x08 */
1120 } MPI2_EVENT_DATA_HBD_PHY, MPI2_POINTER PTR_MPI2_EVENT_DATA_HBD_PHY,
1121   Mpi2EventDataHbdPhy_t, MPI2_POINTER pMpi2EventDataHbdPhy_t;

1123 /* values for the DescriptorType field */
1124 #define MPI2_EVENT_HBD_DT_SAS        (0x01)

1128 /*****
1129 * EventAck message
1130 *****/

1132 /* EventAck Request message */
1133 typedef struct _MPI2_EVENT_ACK_REQUEST
1134 {
1135     U16         Reserved1;            /* 0x00 */
1136     U8          ChainOffset;         /* 0x02 */
1137     U8          Function;             /* 0x03 */
1138     U16         Reserved2;            /* 0x04 */
1139     U8          Reserved3;            /* 0x06 */
1140     U8          MsgFlags;             /* 0x07 */
1141     U8          VP_ID;                /* 0x08 */
1142     U8          VF_ID;                /* 0x09 */
1143     U16         Reserved4;            /* 0x0A */
1144     U16         Event;                /* 0x0C */
1145     U16         Reserved5;            /* 0x0E */
1146     U32         EventContext;         /* 0x10 */
1147 } MPI2_EVENT_ACK_REQUEST, MPI2_POINTER PTR_MPI2_EVENT_ACK_REQUEST,
   unchanged portion omitted
1167   Mpi2EventAckReply_t, MPI2_POINTER pMpi2EventAckReply_t;

```

```

1170 /*****
1171 * SendHostMessage message
1172 *****/

1174 /* SendHostMessage Request message */
1175 typedef struct _MPI2_SEND_HOST_MESSAGE_REQUEST
1176 {
1177     U16         HostDataLength;      /* 0x00 */
1178     U8          ChainOffset;         /* 0x02 */
1179     U8          Function;             /* 0x03 */
1180     U16         Reserved1;            /* 0x04 */
1181     U8          Reserved2;            /* 0x06 */
1182     U8          MsgFlags;             /* 0x07 */
1183     U8          VP_ID;                /* 0x08 */
1184     U8          VF_ID;                /* 0x09 */
1185     U16         Reserved3;            /* 0x0A */
1186     U8          Reserved4;            /* 0x0C */
1187     U8          DestVF_ID;           /* 0x0D */
1188     U16         Reserved5;            /* 0x0E */
1189     U32         Reserved6;            /* 0x10 */
1190     U32         Reserved7;            /* 0x14 */
1191     U32         Reserved8;            /* 0x18 */
1192     U32         Reserved9;            /* 0x1C */
1193     U32         Reserved10;           /* 0x20 */
1194     U32         HostData[1];         /* 0x24 */
1195 } MPI2_SEND_HOST_MESSAGE_REQUEST,
1196   MPI2_POINTER PTR_MPI2_SEND_HOST_MESSAGE_REQUEST,
1197   Mpi2SendHostMessageRequest_t, MPI2_POINTER pMpi2SendHostMessageRequest_t;

1200 /* SendHostMessage Reply message */
1201 typedef struct _MPI2_SEND_HOST_MESSAGE_REPLY
1202 {
1203     U16         HostDataLength;      /* 0x00 */
1204     U8          MsgLength;            /* 0x02 */
1205     U8          Function;             /* 0x03 */
1206     U16         Reserved1;            /* 0x04 */
1207     U8          Reserved2;            /* 0x06 */
1208     U8          MsgFlags;             /* 0x07 */
1209     U8          VP_ID;                /* 0x08 */
1210     U8          VF_ID;                /* 0x09 */
1211     U16         Reserved3;            /* 0x0A */
1212     U16         Reserved4;            /* 0x0C */
1213     U16         IOCStatus;           /* 0x0E */
1214     U32         IOCLogInfo;          /* 0x10 */
1215 } MPI2_SEND_HOST_MESSAGE_REPLY, MPI2_POINTER PTR_MPI2_SEND_HOST_MESSAGE_REPLY,
1216   Mpi2SendHostMessageReply_t, MPI2_POINTER pMpi2SendHostMessageReply_t;

1219 /*****
1220 * FWDownload message
1221 *****/

1223 /* MPI v2.0 FWDownload Request message */
1224 /* FWDownload Request message */
1224 typedef struct _MPI2_FW_DOWNLOAD_REQUEST
1225 {
1226     U8          ImageType;            /* 0x00 */
1227     U8          Reserved1;            /* 0x01 */
1228     U8          ChainOffset;         /* 0x02 */
1229     U8          Function;             /* 0x03 */
1230     U16         Reserved2;            /* 0x04 */
1231     U8          Reserved3;            /* 0x06 */
1232     U8          MsgFlags;             /* 0x07 */

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_ioc.h 15

```
1233 U8 VP_ID; /* 0x08 */
1234 U8 VF_ID; /* 0x09 */
1235 U16 Reserved4; /* 0x0A */
1236 U32 TotalImageSize; /* 0x0C */
1237 U32 Reserved5; /* 0x10 */
1238 MPI2_MPI_SGE_UNION SGL; /* 0x14 */
1239 } MPI2_FW_DOWNLOAD_REQUEST, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_REQUEST,
1240 Mpi2FWDownloadRequest, MPI2_POINTER pMpi2FWDownloadRequest;

1242 #define MPI2_FW_DOWNLOAD_MSGFLGS_LAST_SEGMENT (0x01)

1244 #define MPI2_FW_DOWNLOAD_ITYPE_FW (0x01)
1245 #define MPI2_FW_DOWNLOAD_ITYPE_BIOS (0x02)
1246 #define MPI2_FW_DOWNLOAD_ITYPE_MANUFACTURING (0x06)
1247 #define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_1 (0x07)
1248 #define MPI2_FW_DOWNLOAD_ITYPE_CONFIG_2 (0x08)
1249 #define MPI2_FW_DOWNLOAD_ITYPE_MEGARAID (0x09)
1250 #define MPI2_FW_DOWNLOAD_ITYPE_COMPLETE (0x0A)
1251 #define MPI2_FW_DOWNLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)
1252 #define MPI2_FW_DOWNLOAD_ITYPE_PUBLIC_KEY (0x0C) /* MPI v2.5 and newer
1253 #define MPI2_FW_DOWNLOAD_ITYPE_MIN_PRODUCT_SPECIFIC (0xF0)

1255 /* MPI v2.0 FWDownload TransactionContext Element */
1001 /* FWDownload TransactionContext Element */
1256 typedef struct _MPI2_FW_DOWNLOAD_TCSGE
1257 {
1258 U8 Reserved1; /* 0x00 */
1259 U8 ContextSize; /* 0x01 */
1260 U8 DetailsLength; /* 0x02 */
1261 U8 Flags; /* 0x03 */
1262 U32 Reserved2; /* 0x04 */
1263 U32 ImageOffset; /* 0x08 */
1264 U32 ImageSize; /* 0x0C */
1265 } MPI2_FW_DOWNLOAD_TCSGE, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_TCSGE,
1266 Mpi2FWDownloadTCSGE_t, MPI2_POINTER pMpi2FWDownloadTCSGE_t;

1269 /* MPI v2.5 FWDownload Request message */
1270 typedef struct _MPI25_FW_DOWNLOAD_REQUEST
1271 {
1272 U8 ImageType; /* 0x00 */
1273 U8 Reserved1; /* 0x01 */
1274 U8 ChainOffset; /* 0x02 */
1275 U8 Function; /* 0x03 */
1276 U16 Reserved2; /* 0x04 */
1277 U8 Reserved3; /* 0x06 */
1278 U8 MsgFlags; /* 0x07 */
1279 U8 VP_ID; /* 0x08 */
1280 U8 VF_ID; /* 0x09 */
1281 U16 Reserved4; /* 0x0A */
1282 U32 TotalImageSize; /* 0x0C */
1283 U32 Reserved5; /* 0x10 */
1284 U32 Reserved6; /* 0x14 */
1285 U32 ImageOffset; /* 0x18 */
1286 U32 ImageSize; /* 0x1C */
1287 MPI25_SGE_IO_UNION SGL; /* 0x20 */
1288 } MPI25_FW_DOWNLOAD_REQUEST, MPI2_POINTER PTR_MPI25_FW_DOWNLOAD_REQUEST,
1289 Mpi25FWDownloadRequest, MPI2_POINTER pMpi25FWDownloadRequest;

1292 /* FWDownload Reply message */
1293 typedef struct _MPI2_FW_DOWNLOAD_REPLY
1294 {
1295 U8 ImageType; /* 0x00 */
1296 U8 Reserved1; /* 0x01 */
1297 U8 MsgLength; /* 0x02 */
```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_ioc.h 16

```
1298 U8 Function; /* 0x03 */
1299 U16 Reserved2; /* 0x04 */
1300 U8 Reserved3; /* 0x06 */
1301 U8 MsgFlags; /* 0x07 */
1302 U8 VP_ID; /* 0x08 */
1303 U8 VF_ID; /* 0x09 */
1304 U16 Reserved4; /* 0x0A */
1305 U16 Reserved5; /* 0x0C */
1306 U16 IOCStatus; /* 0x0E */
1307 U32 IOCLogInfo; /* 0x10 */
1308 } MPI2_FW_DOWNLOAD_REPLY, MPI2_POINTER PTR_MPI2_FW_DOWNLOAD_REPLY,
1309 Mpi2FWDownloadReply_t, MPI2_POINTER pMpi2FWDownloadReply_t;

1312 /*****
1313 * FWUpload message
1314 *****/

1316 /* MPI v2.0 FWUpload Request message */
1038 /* FWUpload Request message */
1317 typedef struct _MPI2_FW_UPLOAD_REQUEST
1318 {
1319 U8 ImageType; /* 0x00 */
1320 U8 Reserved1; /* 0x01 */
1321 U8 ChainOffset; /* 0x02 */
1322 U8 Function; /* 0x03 */
1323 U16 Reserved2; /* 0x04 */
1324 U8 Reserved3; /* 0x06 */
1325 U8 MsgFlags; /* 0x07 */
1326 U8 VP_ID; /* 0x08 */
1327 U8 VF_ID; /* 0x09 */
1328 U16 Reserved4; /* 0x0A */
1329 U32 Reserved5; /* 0x0C */
1330 U32 Reserved6; /* 0x10 */
1331 MPI2_MPI_SGE_UNION SGL; /* 0x14 */
1332 } MPI2_FW_UPLOAD_REQUEST, MPI2_POINTER PTR_MPI2_FW_UPLOAD_REQUEST,
1333 Mpi2FWUploadRequest_t, MPI2_POINTER pMpi2FWUploadRequest_t;

1335 #define MPI2_FW_UPLOAD_ITYPE_FW_CURRENT (0x00)
1336 #define MPI2_FW_UPLOAD_ITYPE_FW_FLASH (0x01)
1337 #define MPI2_FW_UPLOAD_ITYPE_BIOS_FLASH (0x02)
1338 #define MPI2_FW_UPLOAD_ITYPE_FW_BACKUP (0x05)
1339 #define MPI2_FW_UPLOAD_ITYPE_MANUFACTURING (0x06)
1340 #define MPI2_FW_UPLOAD_ITYPE_CONFIG_1 (0x07)
1341 #define MPI2_FW_UPLOAD_ITYPE_CONFIG_2 (0x08)
1342 #define MPI2_FW_UPLOAD_ITYPE_MEGARAID (0x09)
1343 #define MPI2_FW_UPLOAD_ITYPE_COMPLETE (0x0A)
1344 #define MPI2_FW_UPLOAD_ITYPE_COMMON_BOOT_BLOCK (0x0B)

1346 /* MPI v2.0 FWUpload TransactionContext Element */
1347 typedef struct _MPI2_FW_UPLOAD_TCSGE
1348 {
1349 U8 Reserved1; /* 0x00 */
1350 U8 ContextSize; /* 0x01 */
1351 U8 DetailsLength; /* 0x02 */
1352 U8 Flags; /* 0x03 */
1353 U32 Reserved2; /* 0x04 */
1354 U32 ImageOffset; /* 0x08 */
1355 U32 ImageSize; /* 0x0C */
1356 } MPI2_FW_UPLOAD_TCSGE, MPI2_POINTER PTR_MPI2_FW_UPLOAD_TCSGE,
1357 Mpi2FWUploadTCSGE_t, MPI2_POINTER pMpi2FWUploadTCSGE_t;

1360 /* MPI v2.5 FWUpload Request message */
1361 typedef struct _MPI25_FW_UPLOAD_REQUEST
1362 {
```

```

1363 U8 ImageType; /* 0x00 */
1364 U8 Reserved1; /* 0x01 */
1365 U8 ChainOffset; /* 0x02 */
1366 U8 Function; /* 0x03 */
1367 U16 Reserved2; /* 0x04 */
1368 U8 Reserved3; /* 0x06 */
1369 U8 MsgFlags; /* 0x07 */
1370 U8 VP_ID; /* 0x08 */
1371 U8 VF_ID; /* 0x09 */
1372 U16 Reserved4; /* 0x0A */
1373 U32 Reserved5; /* 0x0C */
1374 U32 Reserved6; /* 0x10 */
1375 U32 Reserved7; /* 0x14 */
1376 U32 ImageOffset; /* 0x18 */
1377 U32 ImageSize; /* 0x1C */
1378 MPI25_SGE_IO_UNION SGL; /* 0x20 */
1379 } MPI25_FW_UPLOAD_REQUEST, MPI2_POINTER PTR_MPI25_FW_UPLOAD_REQUEST,
1380 Mpi25FWUploadRequest_t, MPI2_POINTER pMpi25FWUploadRequest_t;

```

```
1383 /* FWUpload Reply message */
```

```
1384 typedef struct _MPI2_FW_UPLOAD_REPLY
```

```

1385 {
1386 U8 ImageType; /* 0x00 */
1387 U8 Reserved1; /* 0x01 */
1388 U8 MsgLength; /* 0x02 */
1389 U8 Function; /* 0x03 */
1390 U16 Reserved2; /* 0x04 */
1391 U8 Reserved3; /* 0x06 */
1392 U8 MsgFlags; /* 0x07 */
1393 U8 VP_ID; /* 0x08 */
1394 U8 VF_ID; /* 0x09 */
1395 U16 Reserved4; /* 0x0A */
1396 U16 Reserved5; /* 0x0C */
1397 U16 IOCStatus; /* 0x0E */
1398 U32 IOCLogInfo; /* 0x10 */
1399 U32 ActualImageSize; /* 0x14 */
1400 } MPI2_FW_UPLOAD_REPLY, MPI2_POINTER PTR_MPI2_FW_UPLOAD_REPLY,

```

```

1401 unchanged_portion_omitted
1402 Mpi2FWImageHeader_t, MPI2_POINTER pMpi2FWImageHeader_t;

```

```
1453 Mpi2FWImageHeader_t, MPI2_POINTER pMpi2FWImageHeader_t;
```

```
1455 /* Signature field */
```

```

1456 #define MPI2_FW_HEADER_SIGNATURE_OFFSET (0x00)
1457 #define MPI2_FW_HEADER_SIGNATURE_MASK (0xFF000000)
1458 #define MPI2_FW_HEADER_SIGNATURE (0xEA000000)

```

```
1460 /* Signature0 field */
```

```

1461 #define MPI2_FW_HEADER_SIGNATURE0_OFFSET (0x04)
1462 #define MPI2_FW_HEADER_SIGNATURE0 (0x5AFAA55A)

```

```
1464 /* Signature1 field */
```

```

1465 #define MPI2_FW_HEADER_SIGNATURE1_OFFSET (0x08)
1466 #define MPI2_FW_HEADER_SIGNATURE1 (0xA55AFAA5)

```

```
1468 /* Signature2 field */
```

```

1469 #define MPI2_FW_HEADER_SIGNATURE2_OFFSET (0x0C)
1470 #define MPI2_FW_HEADER_SIGNATURE2 (0x5AA55AFA)

```

```
1473 /* defines for using the ProductID field */
```

```

1474 #define MPI2_FW_HEADER_PID_TYPE_MASK (0xF000)
1475 #define MPI2_FW_HEADER_PID_TYPE_SAS (0x2000)

```

```
1477 #define MPI2_FW_HEADER_PID_PROD_MASK (0x0F00)
```

```
1478 #define MPI2_FW_HEADER_PID_PROD_A (0x0000)
```

```
1479 #define MPI2_FW_HEADER_PID_PROD_TARGET_INITIATOR_SCSI (0x0200)
```

```
1480 #define MPI2_FW_HEADER_PID_PROD_IR_SCSI (0x0700)
```

```
1483 #define MPI2_FW_HEADER_PID_FAMILY_MASK (0x00FF)
```

```
1484 /* SAS ProductID Family bits */
```

```
1485 #define MPI2_FW_HEADER_PID_FAMILY_2108_SAS (0x0013)
```

```
1486 #define MPI2_FW_HEADER_PID_FAMILY_2208_SAS (0x0014)
```

```
1487 #define MPI25_FW_HEADER_PID_FAMILY_3108_SAS (0x0021)
```

```
1178 /* SAS */
```

```
1179 #define MPI2_FW_HEADER_PID_FAMILY_2108_SAS (0x0010)
```

```
1180 #define MPI2_FW_HEADER_PID_FAMILY_2208_SAS (0x0011)
```

```
1489 /* use MPI2_IOCFACTS_PROTOCOL_ defines for ProtocolFlags field */
```

```
1491 /* use MPI2_IOCFACTS_CAPABILITY_ defines for IOCCapabilities field */
```

```
1494 #define MPI2_FW_HEADER_IMAGESIZE_OFFSET (0x2C)
```

```
1495 #define MPI2_FW_HEADER_NEXTIMAGE_OFFSET (0x30)
```

```
1496 #define MPI2_FW_HEADER_VERNMHWAT_OFFSET (0x64)
```

```
1498 #define MPI2_FW_HEADER_WHAT_SIGNATURE (0x29232840)
```

```
1500 #define MPI2_FW_HEADER_SIZE (0x100)
```

```
1503 /* Extended Image Header */
```

```
1504 typedef struct _MPI2_EXT_IMAGE_HEADER
```

```

1506 {
1507 U8 ImageType; /* 0x00 */
1508 U8 Reserved1; /* 0x01 */
1509 U16 Reserved2; /* 0x02 */
1510 U32 Checksum; /* 0x04 */
1511 U32 ImageSize; /* 0x08 */
1512 U32 NextImageHeaderOffset; /* 0x0C */
1513 U32 PackageVersion; /* 0x10 */
1514 U32 Reserved3; /* 0x14 */
1515 U32 Reserved4; /* 0x18 */
1516 U32 Reserved5; /* 0x1C */
1517 U8 IdentifyString[32]; /* 0x20 */
1518 } MPI2_EXT_IMAGE_HEADER, MPI2_POINTER PTR_MPI2_EXT_IMAGE_HEADER,
1519 Mpi2ExtImageHeader_t, MPI2_POINTER pMpi2ExtImageHeader_t;

```

```
1521 /* useful offsets */
```

```
1522 #define MPI2_EXT_IMAGE_IMAGETYPE_OFFSET (0x00)
```

```
1523 #define MPI2_EXT_IMAGE_IMAGESIZE_OFFSET (0x08)
```

```
1524 #define MPI2_EXT_IMAGE_NEXTIMAGE_OFFSET (0x0C)
```

```
1526 #define MPI2_EXT_IMAGE_HEADER_SIZE (0x40)
```

```
1528 /* defines for the ImageType field */
```

```
1529 #define MPI2_EXT_IMAGE_TYPE_UNSPECIFIED (0x00)
```

```
1530 #define MPI2_EXT_IMAGE_TYPE_FW (0x01)
```

```
1531 #define MPI2_EXT_IMAGE_TYPE_NVDATA (0x03)
```

```
1532 #define MPI2_EXT_IMAGE_TYPE_BOOTLOADER (0x04)
```

```
1533 #define MPI2_EXT_IMAGE_TYPE_INITIALIZATION (0x05)
```

```
1534 #define MPI2_EXT_IMAGE_TYPE_FLASH_LAYOUT (0x06)
```

```
1535 #define MPI2_EXT_IMAGE_TYPE_SUPPORTED_DEVICES (0x07)
```

```
1536 #define MPI2_EXT_IMAGE_TYPE_MEGARAID (0x08)
```

```
1537 #define MPI2_EXT_IMAGE_TYPE_ENCRYPTED_HASH (0x09) /* MPI v2.5 and newer
```

```
1538 #define MPI2_EXT_IMAGE_TYPE_MIN_PRODUCT_SPECIFIC (0x80)
```

```
1539 #define MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC (0xFF)
```

```
1541 #define MPI2_EXT_IMAGE_TYPE_MAX (MPI2_EXT_IMAGE_TYPE_MAX_PRODUCT_SPECIFIC) /* d
```

```
1231 #define MPI2_EXT_IMAGE_TYPE_MAX (MPI2_EXT_IMAGE_TYPE_MEGARAID)
```

```

1545 /* FLASH Layout Extended Image Data */

1547 /*
1548 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1549 * one and check RegionsPerLayout at runtime.
1550 */
1551 #ifndef MPI2_FLASH_NUMBER_OF_REGIONS
1552 #define MPI2_FLASH_NUMBER_OF_REGIONS      (1)
1553 #endif

1555 /*
1556 * Host code (drivers, BIOS, utilities, etc.) should leave this define set to
1557 * one and check NumberOfLayouts at runtime.
1558 */
1559 #ifndef MPI2_FLASH_NUMBER_OF_LAYOUTS
1560 #define MPI2_FLASH_NUMBER_OF_LAYOUTS      (1)
1561 #endif

1563 typedef struct _MPI2_FLASH_REGION
1564 {
1565     U8           RegionType;           /* 0x00 */
1566     U8           Reserved1;           /* 0x01 */
1567     U16          Reserved2;           /* 0x02 */
1568     U32          RegionOffset;        /* 0x04 */
1569     U32          RegionSize;          /* 0x08 */
1570     U32          Reserved3;           /* 0x0C */
1571 } MPI2_FLASH_REGION, MPI2_POINTER PTR_MPI2_FLASH_REGION,
    unchanged portion omitted
1666     Mpi2InitImageFooter_t, MPI2_POINTER pMpi2InitImageFooter_t;

1668 /* defines for the BootFlags field */
1669 #define MPI2_INIT_IMAGE_BOOTFLAGS_OFFSET      (0x00)

1671 /* defines for the ImageSize field */
1672 #define MPI2_INIT_IMAGE_IMAGESIZE_OFFSET      (0x04)

1674 /* defines for the Signature0 field */
1675 #define MPI2_INIT_IMAGE_SIGNATURE0_OFFSET     (0x08)
1676 #define MPI2_INIT_IMAGE_SIGNATURE0           (0x5AA55AEA)

1678 /* defines for the Signature1 field */
1679 #define MPI2_INIT_IMAGE_SIGNATURE1_OFFSET     (0x0C)
1680 #define MPI2_INIT_IMAGE_SIGNATURE1           (0xA55AEA5A)

1682 /* defines for the Signature2 field */
1683 #define MPI2_INIT_IMAGE_SIGNATURE2_OFFSET     (0x10)
1684 #define MPI2_INIT_IMAGE_SIGNATURE2           (0x5AEAA55A)

1686 /* Signature fields as individual bytes */
1687 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_0      (0xEA)
1688 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_1      (0x5A)
1689 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_2      (0xA5)
1690 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_3      (0x5A)

1692 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_4      (0xA5)
1693 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_5      (0xEA)
1694 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_6      (0x5A)
1695 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_7      (0xA5)

1697 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_8      (0x5A)
1698 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_9      (0xA5)
1699 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_A      (0xEA)
1700 #define MPI2_INIT_IMAGE_SIGNATURE_BYTE_B      (0x5A)

```

```

1702 /* defines for the ResetVector field */
1703 #define MPI2_INIT_IMAGE_RESETVECTOR_OFFSET    (0x14)

1706 /* Encrypted Hash Extended Image Data */

1708 typedef struct _MPI25_ENCRYPTED_HASH_ENTRY
1709 {
1710     U8           HashImageType;       /* 0x00 */
1711     U8           HashAlgorithm;       /* 0x01 */
1712     U8           EncryptionAlgorithm; /* 0x02 */
1713     U8           Reserved1;           /* 0x03 */
1714     U32          Reserved2;           /* 0x04 */
1715     U32          EncryptedHash[1];    /* 0x08 */ /* variable length */
1716 } MPI25_ENCRYPTED_HASH_ENTRY, MPI2_POINTER PTR_MPI25_ENCRYPTED_HASH_ENTRY,
1717     Mpi25EncryptedHashEntry_t, MPI2_POINTER pMpi25EncryptedHashEntry_t;

1719 /* values for HashImageType */
1720 #define MPI25_HASH_IMAGE_TYPE_UNUSED          (0x00)
1721 #define MPI25_HASH_IMAGE_TYPE_FIRMWARE       (0x01)
1722 #define MPI25_HASH_IMAGE_TYPE_BIOS           (0x02)

1724 /* values for HashAlgorithm */
1725 #define MPI25_HASH_ALGORITHM_UNUSED          (0x00)
1726 #define MPI25_HASH_ALGORITHM_SHA256         (0x01)

1728 /* values for EncryptionAlgorithm */
1729 #define MPI25_ENCRYPTION_ALG_UNUSED          (0x00)
1730 #define MPI25_ENCRYPTION_ALG_RSA256         (0x01)

1732 typedef struct _MPI25_ENCRYPTED_HASH_DATA
1733 {
1734     U8           ImageVersion;        /* 0x00 */
1735     U8           NumHash;              /* 0x01 */
1736     U16          Reserved1;           /* 0x02 */
1737     U32          Reserved2;           /* 0x04 */
1738     MPI25_ENCRYPTED_HASH_ENTRY          EncryptedHashEntry[1]; /* 0x08 */ /* variab
1739 } MPI25_ENCRYPTED_HASH_DATA, MPI2_POINTER PTR_MPI25_ENCRYPTED_HASH_DATA,
1740     Mpi25EncryptedHashData_t, MPI2_POINTER pMpi25EncryptedHashData_t;

1742 /*****
1743 * PowerManagementControl message
1744 *****/

1746 /* PowerManagementControl Request message */
1747 typedef struct _MPI2_PWR_MGMT_CONTROL_REQUEST
1748 {
1749     U8           Feature;              /* 0x00 */
1750     U8           Reserved1;            /* 0x01 */
1751     U8           ChainOffset;          /* 0x02 */
1752     U8           Function;             /* 0x03 */
1753     U16          Reserved2;            /* 0x04 */
1754     U8           Reserved3;            /* 0x06 */
1755     U8           MsgFlags;             /* 0x07 */
1756     U8           VP_ID;                /* 0x08 */
1757     U8           VF_ID;                /* 0x09 */
1758     U16          Reserved4;            /* 0x0A */
1759     U8           Parameter1;           /* 0x0C */
1760     U8           Parameter2;           /* 0x0D */
1761     U8           Parameter3;           /* 0x0E */
1762     U8           Parameter4;           /* 0x0F */
1763     U32          Reserved5;            /* 0x10 */
1764     U32          Reserved6;            /* 0x14 */
1765 } MPI2_PWR_MGMT_CONTROL_REQUEST, MPI2_POINTER PTR_MPI2_PWR_MGMT_CONTROL_REQUEST,
1766     Mpi2PwrMgmtControlRequest_t, MPI2_POINTER pMpi2PwrMgmtControlRequest_t;

```

```

1768 /* defines for the Feature field */
1769 #define MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND (0x01)
1770 #define MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION (0x02)
1771 #define MPI2_PM_CONTROL_FEATURE_PCIE_LINK (0x03) /* obsolete */
1772 #define MPI2_PM_CONTROL_FEATURE_IOC_SPEED (0x04)
1773 #define MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE (0x05) /* reserved in MP
1774 #define MPI2_PM_CONTROL_FEATURE_MIN_PRODUCT_SPECIFIC (0x80)
1775 #define MPI2_PM_CONTROL_FEATURE_MAX_PRODUCT_SPECIFIC (0xFF)

1777 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_DA_PHY_POWER_COND Feature */
1778 /* Parameter1 contains a PHY number */
1779 /* Parameter2 indicates power condition action using these defines */
1780 #define MPI2_PM_CONTROL_PARAM2_PARTIAL (0x01)
1781 #define MPI2_PM_CONTROL_PARAM2_SLUMBER (0x02)
1782 #define MPI2_PM_CONTROL_PARAM2_EXIT_PWR_MGMT (0x03)
1783 /* Parameter3 and Parameter4 are reserved */

1785 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_PORT_WIDTH_MODULATION Feature
1786 /* Parameter1 contains SAS port width modulation group number */
1787 /* Parameter2 indicates IOC action using these defines */
1788 #define MPI2_PM_CONTROL_PARAM2_REQUEST_OWNERSHIP (0x01)
1789 #define MPI2_PM_CONTROL_PARAM2_CHANGE_MODULATION (0x02)
1790 #define MPI2_PM_CONTROL_PARAM2_RELINQUISH_OWNERSHIP (0x03)
1791 /* Parameter3 indicates desired modulation level using these defines */
1792 #define MPI2_PM_CONTROL_PARAM3_25_PERCENT (0x00)
1793 #define MPI2_PM_CONTROL_PARAM3_50_PERCENT (0x01)
1794 #define MPI2_PM_CONTROL_PARAM3_75_PERCENT (0x02)
1795 #define MPI2_PM_CONTROL_PARAM3_100_PERCENT (0x03)
1796 /* Parameter4 is reserved */

1798 /* this next set (_PCIE_LINK) is obsolete */
1799 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_PCIE_LINK Feature */
1800 /* Parameter1 indicates desired PCIe link speed using these defines */
1801 #define MPI2_PM_CONTROL_PARAM1_PCIE_2_5_GBPS (0x00) /* obsolete */
1802 #define MPI2_PM_CONTROL_PARAM1_PCIE_5_0_GBPS (0x01) /* obsolete */
1803 #define MPI2_PM_CONTROL_PARAM1_PCIE_8_0_GBPS (0x02) /* obsolete */
1804 /* Parameter2 indicates desired PCIe link width using these defines */
1805 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X1 (0x01) /* obsolete */
1806 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X2 (0x02) /* obsolete */
1807 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X4 (0x04) /* obsolete */
1808 #define MPI2_PM_CONTROL_PARAM2_WIDTH_X8 (0x08) /* obsolete */
1809 /* Parameter3 and Parameter4 are reserved */

1811 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_IOC_SPEED Feature */
1812 /* Parameter1 indicates desired IOC hardware clock speed using these defines */
1813 #define MPI2_PM_CONTROL_PARAM1_FULL_IOC_SPEED (0x01)
1814 #define MPI2_PM_CONTROL_PARAM1_HALF_IOC_SPEED (0x02)
1815 #define MPI2_PM_CONTROL_PARAM1_QUARTER_IOC_SPEED (0x04)
1816 #define MPI2_PM_CONTROL_PARAM1_EIGHTH_IOC_SPEED (0x08)
1817 /* Parameter2, Parameter3, and Parameter4 are reserved */

1819 /* parameter usage for the MPI2_PM_CONTROL_FEATURE_GLOBAL_PWR_MGMT_MODE Feature
1820 /* Parameter1 indicates host action regarding global power management mode */
1821 #define MPI2_PM_CONTROL_PARAM1_TAKE_CONTROL (0x01)
1822 #define MPI2_PM_CONTROL_PARAM1_CHANGE_GLOBAL_MODE (0x02)
1823 #define MPI2_PM_CONTROL_PARAM1_RELEASE_CONTROL (0x03)
1824 /* Parameter2 indicates the requested global power management mode */
1825 #define MPI2_PM_CONTROL_PARAM2_FULL_PWR_PERF (0x01)
1826 #define MPI2_PM_CONTROL_PARAM2_REDUCED_PWR_PERF (0x08)
1827 #define MPI2_PM_CONTROL_PARAM2_STANDBY (0x40)
1828 /* Parameter3 and Parameter4 are reserved */

1831 /* PowerManagementControl Reply message */
1832 typedef struct _MPI2_PWR_MGMT_CONTROL_REPLY

```

```

1833 {
1834     U8 Feature; /* 0x00 */
1835     U8 Reserved1; /* 0x01 */
1836     U8 MsgLength; /* 0x02 */
1837     U8 Function; /* 0x03 */
1838     U16 Reserved2; /* 0x04 */
1839     U8 Reserved3; /* 0x06 */
1840     U8 MsgFlags; /* 0x07 */
1841     U8 VP_ID; /* 0x08 */
1842     U8 VF_ID; /* 0x09 */
1843     U16 Reserved4; /* 0x0A */
1844     U16 Reserved5; /* 0x0C */
1845     U16 IOCStatus; /* 0x0E */
1846     U32 IOCLogInfo; /* 0x10 */
1847 } MPI2_PWR_MGMT_CONTROL_REPLY, MPI2_POINTER PTR_MPI2_PWR_MGMT_CONTROL_REPLY,
1848 Mpi2PwrMgmtControlReply_t, MPI2_POINTER pMpi2PwrMgmtControlReply_t;

1851 #endif

```

```
*****
```

```
5332 Mon Jun 16 21:18:07 2014
```

```
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_ra.h
NEX-1888 upstream
```

```
*****
```

```
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
29
30 /*
31  * Copyright (c) 2009 LSI Corporation.
32  *
33  *
34  * Name: mpi2_ra.h
35  * Title: MPI RAID Accelerator messages and structures
36  * Creation Date: April 13, 2009
37  *
38  * mpi2_ra.h Version: 02.00.00
39  *
40  * Version History
41  * -----
42  *
43  * Date      Version  Description
44  * -----
45  * 05-06-09  02.00.00  Initial version.
46  * -----
47  */
48
49 #ifndef MPI2_RA_H
50 #define MPI2_RA_H
51
52 /* generic structure for RAID Accelerator Control Block */
53 typedef struct _MPI2_RAID_ACCELERATOR_CONTROL_BLOCK
54 {
55     U32      Reserved[8];          /* 0x00 */
56     U32      RaidAcceleratorCDB[1]; /* 0x20 */
57 } MPI2_RAID_ACCELERATOR_CONTROL_BLOCK,
58 MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_CONTROL_BLOCK,
59 Mpi2RAIDAcceleratorControlBlock_t,
60 MPI2_POINTER pMpi2RAIDAcceleratorControlBlock_t;
```

```
63 /*****
64 *
65 *          RAID Accelerator Messages
66 *
67 *****/
68
69 /* RAID Accelerator Request Message */
70 typedef struct _MPI2_RAID_ACCELERATOR_REQUEST
71 {
72     U16      Reserved0;          /* 0x00 */
73     U8       ChainOffset;       /* 0x02 */
74     U8       Function;          /* 0x03 */
75     U16      Reserved1;         /* 0x04 */
76     U8       Reserved2;         /* 0x06 */
77     U8       MsgFlags;          /* 0x07 */
78     U8       VP_ID;             /* 0x08 */
79     U8       VF_ID;             /* 0x09 */
80     U16      Reserved3;         /* 0x0A */
81     U64      RaidAcceleratorControlBlockAddress; /* 0x0C */
82     U8       DmaEngineNumber;   /* 0x14 */
83     U8       Reserved4;         /* 0x15 */
84     U16      Reserved5;         /* 0x16 */
85     U32      Reserved6;         /* 0x18 */
86     U32      Reserved7;         /* 0x1C */
87     U32      Reserved8;         /* 0x20 */
88 } MPI2_RAID_ACCELERATOR_REQUEST, MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_REQUEST,
89 Mpi2RAIDAcceleratorRequest_t, MPI2_POINTER pMpi2RAIDAcceleratorRequest_t;
90
91
92 /* RAID Accelerator Error Reply Message */
93 typedef struct _MPI2_RAID_ACCELERATOR_REPLY
94 {
95     U16      Reserved0;          /* 0x00 */
96     U8       MsgLength;         /* 0x02 */
97     U8       Function;          /* 0x03 */
98     U16      Reserved1;         /* 0x04 */
99     U8       Reserved2;         /* 0x06 */
100    U8       MsgFlags;           /* 0x07 */
101    U8       VP_ID;              /* 0x08 */
102    U8       VF_ID;              /* 0x09 */
103    U16      Reserved3;         /* 0x0A */
104    U16      Reserved4;         /* 0x0C */
105    U16      IOCStatus;         /* 0x0E */
106    U32      IOCLogInfo;        /* 0x10 */
107    U32      ProductSpecificData[3]; /* 0x14 */
108 } MPI2_RAID_ACCELERATOR_REPLY, MPI2_POINTER PTR_MPI2_RAID_ACCELERATOR_REPLY,
109 Mpi2RAIDAcceleratorReply_t, MPI2_POINTER pMpi2RAIDAcceleratorReply_t;
110
111 #endif
```

```

*****
19273 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_raid.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_raid.h
51  * Title: MPI Integrated RAID messages and structures
52  * Creation Date: April 26, 2007
53  */
54  * mpi2_raid.h Version: 02.00.10
55  * mpi2_raid.h Version: 02.00.04
56  */
57  *
58  * Version History
59  * -----
60  *
61  * Date Version Description
62  * -----
63  * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
64  * 08-31-07 02.00.01 Modifications to RAID Action request and reply,
65  * including the Actions and ActionData.
66  * 02-29-08 02.00.02 Added MPI2_RAID_ACTION_ADATA_DISABL_FULL_REBUILD.
67  * 05-21-08 02.00.03 Added MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS so that
68  * the PhysDisk array in MPI2_RAID_VOLUME_CREATION_STRUCT
69  * can be sized by the build environment.
70  * 07-30-09 02.00.04 Added proper define for the Use Default Settings bit of
71  * VolumeCreationFlags and marked the old one as obsolete.
72  * 05-12-10 02.00.05 Added MPI2_RAID_VOL_FLAGS_OP_MDC define.
73  * 08-24-10 02.00.06 Added MPI2_RAID_ACTION_COMPATIBILITY_CHECK along with
74  * related structures and defines.
75  * Added product-specific range to RAID Action values.
76  * 11-18-11 02.00.07 Incorporating additions for MPI v2.5.
77  * 02-06-12 02.00.08 Added MPI2_RAID_ACTION_PHYSDISK_HIDDEN.
78  * 07-26-12 02.00.09 Added ElapsedSeconds field to MPI2_RAID_VOL_INDICATOR.
79  * Added MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID define.
80  * 04-17-13 02.00.10 Added MPI25_RAID_ACTION_ADATA_ALLOW_PI.
81  * -----
82  */
83
84 #ifndef MPI2_RAID_H
85 #define MPI2_RAID_H
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

86 /* use MPI2_RAIDVOL0_SETTING_ defines from mpi2_cnfg.h for MPI2_RAID_ACTION_CHAN

88 /* ActionDataWord defines for use with MPI2_RAID_ACTION_DISABLE_ALL_VOLUMES acti
89 #define MPI2_RAID_ACTION_ADATA_DISABL_FULL_REBUILD (0x00000001)

91 /* ActionDataWord for MPI2_RAID_ACTION_SET_RAID_FUNCTION_RATE Action */
92 typedef struct _MPI2_RAID_ACTION_RATE_DATA
93 {
94     U8          RateToChange;          /* 0x00 */
95     U8          RateOrMode;           /* 0x01 */
96     U16         DataScrubDuration;     /* 0x02 */
97 } MPI2_RAID_ACTION_RATE_DATA, MPI2_POINTER PTR_MPI2_RAID_ACTION_RATE_DATA,
    unchanged portion omitted
196  Mpi2RaidActionRequest_t, MPI2_POINTER pMpi2RaidActionRequest_t;

198 /* RAID Action request Action values */

200 #define MPI2_RAID_ACTION_INDICATOR_STRUCT (0x01)
201 #define MPI2_RAID_ACTION_CREATE_VOLUME (0x02)
202 #define MPI2_RAID_ACTION_DELETE_VOLUME (0x03)
203 #define MPI2_RAID_ACTION_DISABLE_ALL_VOLUMES (0x04)
204 #define MPI2_RAID_ACTION_ENABLE_ALL_VOLUMES (0x05)
205 #define MPI2_RAID_ACTION_PHYSDISK_OFFLINE (0x0A)
206 #define MPI2_RAID_ACTION_PHYSDISK_ONLINE (0x0B)
207 #define MPI2_RAID_ACTION_FAIL_PHYSDISK (0x0F)
208 #define MPI2_RAID_ACTION_ACTIVATE_VOLUME (0x11)
209 #define MPI2_RAID_ACTION_DEVICE_FW_UPDATE_MODE (0x15)
210 #define MPI2_RAID_ACTION_CHANGE_VOL_WRITE_CACHE (0x17)
211 #define MPI2_RAID_ACTION_SET_VOLUME_NAME (0x18)
212 #define MPI2_RAID_ACTION_SET_RAID_FUNCTION_RATE (0x19)
213 #define MPI2_RAID_ACTION_ENABLE_FAILED_VOLUME (0x1C)
214 #define MPI2_RAID_ACTION_CREATE_HOT_SPARE (0x1D)
215 #define MPI2_RAID_ACTION_DELETE_HOT_SPARE (0x1E)
216 #define MPI2_RAID_ACTION_SYSTEM_SHUTDOWN_INITIATED (0x20)
217 #define MPI2_RAID_ACTION_START_RAID_FUNCTION (0x21)
218 #define MPI2_RAID_ACTION_STOP_RAID_FUNCTION (0x22)
219 #define MPI2_RAID_ACTION_COMPATIBILITY_CHECK (0x23)
220 #define MPI2_RAID_ACTION_PHYSDISK_HIDDEN (0x24)
221 #define MPI2_RAID_ACTION_MIN_PRODUCT_SPECIFIC (0x80)
222 #define MPI2_RAID_ACTION_MAX_PRODUCT_SPECIFIC (0xFF)

225 /* RAID Volume Creation Structure */

227 /*
228 * The following define can be customized for the targeted product.
229 */
230 #ifndef MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS
231 #define MPI2_RAID_VOL_CREATION_NUM_PHYSDISKS (1)
232 #endif

234 typedef struct _MPI2_RAID_VOLUME_PHYSDISK
235 {
236     U8          RAIDSetNum;          /* 0x00 */
237     U8          PhysDiskMap;        /* 0x01 */
238     U16         PhysDiskDevHandle;  /* 0x02 */
239 } MPI2_RAID_VOLUME_PHYSDISK, MPI2_POINTER PTR_MPI2_RAID_VOLUME_PHYSDISK,
    unchanged portion omitted
261  MPI2_POINTER PTR_MPI2_RAID_VOLUME_CREATION_STRUCT,
262  Mpi2RaidVolumeCreationStruct_t, MPI2_POINTER pMpi2RaidVolumeCreationStruct_t;

264 /* use MPI2_RAID_VOL_TYPE_ defines from mpi2_cnfg.h for VolumeType */

266 /* defines for the VolumeCreationFlags field */
267 #define MPI2_RAID_VOL_CREATION_DEFAULT_SETTINGS (0x80000000)

```

```

268 #define MPI2_RAID_VOL_CREATION_BACKGROUND_INIT (0x00000004) /* MPI 2.0 only
268 #define MPI2_RAID_VOL_CREATION_BACKGROUND_INIT (0x00000004)
269 #define MPI2_RAID_VOL_CREATION_LOW_LEVEL_INIT (0x00000002)
270 #define MPI2_RAID_VOL_CREATION_MIGRATE_DATA (0x00000001)
271 /* The following is an obsolete define.
272 * It must be shifted left 24 bits in order to set the proper bit.
273 */
274 #define MPI2_RAID_VOL_CREATION_USE_DEFAULT_SETTINGS (0x80)

277 /* RAID Online Capacity Expansion Structure */

279 typedef struct _MPI2_RAID_ONLINE_CAPACITY_EXPANSION
280 {
281     U32          Flags;                /* 0x00 */
282     U16          DevHandle0;          /* 0x04 */
283     U16          Reserved1;          /* 0x06 */
284     U16          DevHandle1;          /* 0x08 */
285     U16          Reserved2;          /* 0x0A */
286 } MPI2_RAID_ONLINE_CAPACITY_EXPANSION,
287 MPI2_POINTER PTR_MPI2_RAID_ONLINE_CAPACITY_EXPANSION,
288 Mpi2RaidOnlineCapacityExpansion_t,
289 MPI2_POINTER pMpi2RaidOnlineCapacityExpansion_t;

292 /* RAID Compatibility Input Structure */

294 typedef struct _MPI2_RAID_COMPATIBILITY_INPUT_STRUCT
295 {
296     U16          SourceDevHandle;     /* 0x00 */
297     U16          CandidateDevHandle;  /* 0x02 */
298     U32          Flags;                /* 0x04 */
299     U32          Reserved1;           /* 0x08 */
300     U32          Reserved2;           /* 0x0C */
301 } MPI2_RAID_COMPATIBILITY_INPUT_STRUCT,
302 MPI2_POINTER PTR_MPI2_RAID_COMPATIBILITY_INPUT_STRUCT,
303 Mpi2RaidCompatibilityInputStruct_t,
304 MPI2_POINTER pMpi2RaidCompatibilityInputStruct_t;

306 /* defines for RAID Compatibility Structure Flags field */
307 #define MPI2_RAID_COMPAT_SOURCE_IS_VOLUME_FLAG (0x00000002)
308 #define MPI2_RAID_COMPAT_REPORT_SOURCE_INFO_FLAG (0x00000001)

311 /* RAID Volume Indicator Structure */

313 typedef struct _MPI2_RAID_VOL_INDICATOR
314 {
315     U64          TotalBlocks;         /* 0x00 */
316     U64          BlocksRemaining;     /* 0x08 */
317     U32          Flags;                /* 0x10 */
318     U32          ElapsedSeconds;     /* 0x14 */
319 } MPI2_RAID_VOL_INDICATOR, MPI2_POINTER PTR_MPI2_RAID_VOL_INDICATOR,
320 Mpi2RaidVolIndicator_t, MPI2_POINTER pMpi2RaidVolIndicator_t;

322 /* defines for RAID Volume Indicator Flags field */
323 #define MPI2_RAID_VOL_FLAGS_ELAPSED_SECONDS_VALID (0x80000000)

325 #define MPI2_RAID_VOL_FLAGS_OP_MASK (0x0000000F)
326 #define MPI2_RAID_VOL_FLAGS_OP_BACKGROUND_INIT (0x00000000)
327 #define MPI2_RAID_VOL_FLAGS_OP_ONLINE_CAP_EXPANSION (0x00000001)
328 #define MPI2_RAID_VOL_FLAGS_OP_CONSISTENCY_CHECK (0x00000002)
329 #define MPI2_RAID_VOL_FLAGS_OP_RESYNC (0x00000003)
330 #define MPI2_RAID_VOL_FLAGS_OP_MDC (0x00000004)

```

```

333 /* RAID Compatibility Result Structure */
335 typedef struct _MPI2_RAID_COMPATIBILITY_RESULT_STRUCT
336 {
337     U8          State;                /* 0x00 */
338     U8          Reserved1;           /* 0x01 */
339     U16         Reserved2;           /* 0x02 */
340     U32         GenericAttributes;   /* 0x04 */
341     U32         OEMSpecificAttributes; /* 0x08 */
342     U32         Reserved3;           /* 0x0C */
343     U32         Reserved4;           /* 0x10 */
344 } MPI2_RAID_COMPATIBILITY_RESULT_STRUCT,
345 MPI2_POINTER PTR_MPI2_RAID_COMPATIBILITY_RESULT_STRUCT,
346 Mpi2RaidCompatibilityResultStruct_t,
347 MPI2_POINTER pMpi2RaidCompatibilityResultStruct_t;
349 /* defines for RAID Compatibility Result Structure State field */
350 #define MPI2_RAID_COMPAT_STATE_COMPATIBLE      (0x00)
351 #define MPI2_RAID_COMPAT_STATE_NOT_COMPATIBLE (0x01)
353 /* defines for RAID Compatibility Result Structure GenericAttributes field */
354 #define MPI2_RAID_COMPAT_GENATTRIB_4K_SECTOR      (0x00000010)
356 #define MPI2_RAID_COMPAT_GENATTRIB_MEDIA_MASK    (0x0000000C)
357 #define MPI2_RAID_COMPAT_GENATTRIB_SOLID_STATE_DRIVE (0x00000008)
358 #define MPI2_RAID_COMPAT_GENATTRIB_HARD_DISK_DRIVE (0x00000004)
360 #define MPI2_RAID_COMPAT_GENATTRIB_PROTOCOL_MASK (0x00000003)
361 #define MPI2_RAID_COMPAT_GENATTRIB_SAS_PROTOCOL  (0x00000002)
362 #define MPI2_RAID_COMPAT_GENATTRIB_SATA_PROTOCOL (0x00000001)
365 /* RAID Action Reply ActionData union */
366 typedef union _MPI2_RAID_ACTION_REPLY_DATA
367 {
368     U32          Word[6];
369     MPI2_RAID_VOL_INDICATOR      RaidVolumeIndicator;
370     U16          VolDevHandle;
371     U8           VolumeState;
372     U8           PhysDiskNum;
373     MPI2_RAID_COMPATIBILITY_RESULT_STRUCT      RaidCompatibilityResult;
374 } MPI2_RAID_ACTION_REPLY_DATA, MPI2_POINTER PTR_MPI2_RAID_ACTION_REPLY_DATA,
    unchanged_portion_omitted

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_sas.h 1

```

*****
16626 Mon Jun 16 21:18:07 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_sas.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_sas.h 2

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_sas.h
51  * Title: MPI Serial Attached SCSI structures and definitions
52  * Creation Date: February 9, 2007
53  */
54 * mpi2_sas.h Version: 02.00.08
55 * mpi2.h Version: 02.00.02
56
57 * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
58 * prefix are for use only on MPI v2.5 products, and must not be used
59 * with MPI v2.0 products. Unless otherwise noted, names beginning with
60 * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
61
62 * Version History
63 * -----
64 *
65 * Date Version Description
66 * -----
67 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
68 * 06-26-07 02.00.01 Added Clear All Persistent Operation to SAS IO Unit
69 * Control Request.
70 * 10-02-08 02.00.02 Added Set IOC Parameter Operation to SAS IO Unit Control
71 * Request.
72 * 10-28-09 02.00.03 Changed the type of SGL in MPI2_SATA_PASSTHROUGH_REQUEST
73 * to MPI2_SGE_IO_UNION since it supports chained SGLs.
74 * 05-12-10 02.00.04 Modified some comments.
75 * 08-11-10 02.00.05 Added NCQ operations to SAS IO Unit Control.
76 * 11-18-11 02.00.06 Incorporating additions for MPI v2.5.
77 * 07-10-12 02.00.07 Added MPI2_SATA_PT_SGE_UNION for use in the SATA
78 * Passthrough Request message.
79 * 08-19-13 02.00.08 Made MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL obsolete
80 * for anything newer than MPI v2.0.
81 * -----
82 */
83
84 #ifndef MPI2_SAS_H
85 #define MPI2_SAS_H
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

85 #define MPI2_SASSTATUS_XFER_RDY_INCORRECT_WRITE_DATA      (0x0C)
86 #define MPI2_SASSTATUS_XFER_RDY_REQUEST_OFFSET_ERROR     (0x0D)
87 #define MPI2_SASSTATUS_XFER_RDY_NOT_EXPECTED             (0x0E)
88 #define MPI2_SASSTATUS_DATA_INCORRECT_DATA_LENGTH       (0x0F)
89 #define MPI2_SASSTATUS_DATA_TOO_MUCH_READ_DATA          (0x10)
90 #define MPI2_SASSTATUS_DATA_OFFSET_ERROR                 (0x11)
91 #define MPI2_SASSTATUS_SDSF_NAK_RECEIVED                 (0x12)
92 #define MPI2_SASSTATUS_SDSF_CONNECTION_FAILED           (0x13)
93 #define MPI2_SASSTATUS_INITIATOR_RESPONSE_TIMEOUT       (0x14)

96 /*
97  * Values for the SAS DeviceInfo field used in SAS Device Status Change Event
98  * data and SAS Configuration pages.
99  */
100 #define MPI2_SAS_DEVICE_INFO_SEP                        (0x00004000)
101 #define MPI2_SAS_DEVICE_INFO_ATAPI_DEVICE              (0x00002000)
102 #define MPI2_SAS_DEVICE_INFO_LSI_DEVICE                (0x00001000)
103 #define MPI2_SAS_DEVICE_INFO_DIRECT_ATTACH            (0x00000800)
104 #define MPI2_SAS_DEVICE_INFO_SSP_TARGET                (0x00000400)
105 #define MPI2_SAS_DEVICE_INFO_STP_TARGET                (0x00000200)
106 #define MPI2_SAS_DEVICE_INFO_SMP_TARGET              (0x00000100)
107 #define MPI2_SAS_DEVICE_INFO_SATA_DEVICE              (0x00000080)
108 #define MPI2_SAS_DEVICE_INFO_SSP_INITIATOR            (0x00000040)
109 #define MPI2_SAS_DEVICE_INFO_STP_INITIATOR            (0x00000020)
110 #define MPI2_SAS_DEVICE_INFO_SMP_INITIATOR            (0x00000010)
111 #define MPI2_SAS_DEVICE_INFO_SATA_HOST                (0x00000008)

113 #define MPI2_SAS_DEVICE_INFO_MASK_DEVICE_TYPE          (0x00000007)
114 #define MPI2_SAS_DEVICE_INFO_NO_DEVICE                 (0x00000000)
115 #define MPI2_SAS_DEVICE_INFO_END_DEVICE                (0x00000001)
116 #define MPI2_SAS_DEVICE_INFO_EDGE_EXPANDER            (0x00000002)
117 #define MPI2_SAS_DEVICE_INFO_FANOUT_EXPANDER           (0x00000003)

120 /*****
121  *
122  *      SAS Messages
123  *
124  *****/

126 /*****
127  * SMP Passthrough messages
128  *****/

130 /* SMP Passthrough Request Message */
131 typedef struct _MPI2_SMP_PASSTHROUGH_REQUEST
132 {
133     U8      PassthroughFlags; /* 0x00 */
134     U8      PhysicalPort;     /* 0x01 */
135     U8      ChainOffset;      /* 0x02 */
136     U8      Function;         /* 0x03 */
137     U16     RequestDataLength; /* 0x04 */
138     U8      SGLFlags;         /* 0x06 */ /* MPI v2.0 only. Res
139     U8      SGLFlags;         /* 0x06 */
140     U8      MsgFlags;         /* 0x07 */
141     U8      VP_ID;           /* 0x08 */
142     U8      VF_ID;           /* 0x09 */
143     U16     Reserved1;       /* 0x0A */
144     U32     Reserved2;       /* 0x0C */
145     U64     SASAddress;      /* 0x10 */
146     U32     Reserved3;       /* 0x18 */
147     U32     Reserved4;       /* 0x1C */
148     MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */ /* MPI v2.5: IEEE Sim
149     MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */
148 } MPI2_SMP_PASSTHROUGH_REQUEST, MPI2_POINTER PTR_MPI2_SMP_PASSTHROUGH_REQUEST,

```

```

149     MPI2SmpPassthroughRequest_t, MPI2_POINTER pMPI2SmpPassthroughRequest_t;

151 /* values for PassthroughFlags field */
152 #define MPI2_SMP_PT_REQ_PT_FLAGS_IMMEDIATE             (0x80)

154 /* MPI v2.0: use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
155 /* values for SGLFlags field are in the SGL section of mpi2.h */

157 /* SMP Passthrough Reply Message */
158 typedef struct _MPI2_SMP_PASSTHROUGH_REPLY
159 {
160     U8      PassthroughFlags; /* 0x00 */
161     U8      PhysicalPort;     /* 0x01 */
162     U8      MsgLength;        /* 0x02 */
163     U8      Function;         /* 0x03 */
164     U16     ResponseDataLength; /* 0x04 */
165     U8      SGLFlags;         /* 0x06 */
166     U8      MsgFlags;         /* 0x07 */
167     U8      VP_ID;           /* 0x08 */
168     U8      VF_ID;           /* 0x09 */
169     U16     Reserved1;       /* 0x0A */
170     U8      Reserved2;       /* 0x0C */
171     U8      SASStatus;       /* 0x0D */
172     U16     IOCStatus;       /* 0x0E */
173     U32     IOCLogInfo;      /* 0x09 */
174     U32     Reserved3;       /* 0x14 */
175     U8      ResponseData[4]; /* 0x18 */
176 } MPI2_SMP_PASSTHROUGH_REPLY, MPI2_POINTER PTR_MPI2_SMP_PASSTHROUGH_REPLY,
177     MPI2SmpPassthroughReply_t, MPI2_POINTER pMPI2SmpPassthroughReply_t;

179 /* values for PassthroughFlags field */
180 #define MPI2_SMP_PT_REPLY_PT_FLAGS_IMMEDIATE           (0x80)

182 /* values for SASStatus field are at the top of this file */

185 /*****
186  * SATA Passthrough messages
187  *****/

189 typedef union _MPI2_SATA_PT_SGE_UNION
190 {
191     MPI2_SGE_SIMPLE_UNION     MpiSimple; /* MPI v2.0 only */
192     MPI2_SGE_CHAIN_UNION     MpiChain;   /* MPI v2.0 only */
193     MPI2_IEEE_SGE_SIMPLE_UNION IeeeSimple;
194     MPI2_IEEE_SGE_CHAIN_UNION IeeeChain; /* MPI v2.0 only */
195     MPI25_IEEE_SGE_CHAIN64    IeeeChain64; /* MPI v2.5 only */
196 } MPI2_SATA_PT_SGE_UNION, MPI2_POINTER PTR_MPI2_SATA_PT_SGE_UNION,
197     Mpi2SataPTSgeUnion_t, MPI2_POINTER pMpi2SataPTSgeUnion_t;

200 /* SATA Passthrough Request Message */
201 typedef struct _MPI2_SATA_PASSTHROUGH_REQUEST
202 {
203     U16     DevHandle;        /* 0x00 */
204     U8      ChainOffset;      /* 0x02 */
205     U8      Function;         /* 0x03 */
206     U16     PassthroughFlags; /* 0x04 */
207     U8      SGLFlags;         /* 0x06 */ /* MPI v2.0 only. Res
208     U8      SGLFlags;         /* 0x06 */
209     U8      MsgFlags;         /* 0x07 */
210     U8      VP_ID;           /* 0x08 */
211     U8      VF_ID;           /* 0x09 */
212     U16     Reserved1;       /* 0x0A */
213     U32     Reserved2;       /* 0x0C */

```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_sas.h 5

```
213 U32 Reserved3; /* 0x10 */
214 U32 Reserved4; /* 0x14 */
215 U32 DataLength; /* 0x18 */
216 U8 CommandFIS[20]; /* 0x1C */
217 MPI2_SATA_PT_SGE_UNION SGL; /* 0x30 */ /* MPI v2.5: IEEE 64
218 MPI2_SIMPLE_SGE_UNION SGL; /* 0x20 */
219 } MPI2_SATA_PASSTHROUGH_REQUEST, MPI2_POINTER PTR_MPI2_SATA_PASSTHROUGH_REQUEST,
Mpi2SataPassthroughRequest_t, MPI2_POINTER pMpi2SataPassthroughRequest_t;
```

```
221 /* values for PassthroughFlags field */
222 #define MPI2_SATA_PT_REQ_PT_FLAGS_EXECUTE_DIAG (0x0100)
223 #define MPI2_SATA_PT_REQ_PT_FLAGS_DMA (0x0020)
224 #define MPI2_SATA_PT_REQ_PT_FLAGS_PIO (0x0010)
225 #define MPI2_SATA_PT_REQ_PT_FLAGS_UNSPECIFIED_VU (0x0004)
226 #define MPI2_SATA_PT_REQ_PT_FLAGS_WRITE (0x0002)
227 #define MPI2_SATA_PT_REQ_PT_FLAGS_READ (0x0001)
```

```
229 /* MPI v2.0: use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
220 /* values for SGLFlags field are in the SGL section of mpi2.h */
```

```
232 /* SATA Passthrough Reply Message */
233 typedef struct _MPI2_SATA_PASSTHROUGH_REPLY
234 {
235 U16 DevHandle; /* 0x00 */
236 U8 MsgLength; /* 0x02 */
237 U8 Function; /* 0x03 */
238 U16 PassthroughFlags; /* 0x04 */
239 U8 SGLFlags; /* 0x06 */
240 U8 MsgFlags; /* 0x07 */
241 U8 VP_ID; /* 0x08 */
242 U8 VF_ID; /* 0x09 */
243 U16 Reserved1; /* 0x0A */
244 U8 Reserved2; /* 0x0C */
245 U8 SASStatus; /* 0x0D */
246 U16 IOCStatus; /* 0x0E */
247 U32 IOCLogInfo; /* 0x10 */
248 U8 StatusFIS[20]; /* 0x14 */
249 U32 StatusControlRegisters; /* 0x28 */
250 U32 TransferCount; /* 0x2C */
251 } MPI2_SATA_PASSTHROUGH_REPLY, MPI2_POINTER PTR_MPI2_SATA_PASSTHROUGH_REPLY,
```

```
unchanged_portion_omitted
286 MPI2_POINTER PTR_MPI2_SAS_IOUNIT_CONTROL_REQUEST,
287 Mpi2SasIoUnitControlRequest_t, MPI2_POINTER pMpi2SasIoUnitControlRequest_t;
```

```
289 /* values for the Operation field */
290 #define MPI2_SAS_OP_CLEAR_ALL_PERSISTENT (0x02)
291 #define MPI2_SAS_OP_PHY_LINK_RESET (0x06)
292 #define MPI2_SAS_OP_PHY_HARD_RESET (0x07)
293 #define MPI2_SAS_OP_PHY_CLEAR_ERROR_LOG (0x08)
294 #define MPI2_SAS_OP_SEND_PRIMITIVE (0x0A)
295 #define MPI2_SAS_OP_FORCE_FULL_DISCOVERY (0x0B)
296 #define MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL (0x0C) /* MPI v2.0 only */
287 #define MPI2_SAS_OP_TRANSMIT_PORT_SELECT_SIGNAL (0x0C)
297 #define MPI2_SAS_OP_REMOVE_DEVICE (0x0D)
298 #define MPI2_SAS_OP_LOOKUP_MAPPING (0x0E)
299 #define MPI2_SAS_OP_SET_IOC_PARAMETER (0x0F)
300 #define MPI25_SAS_OP_ENABLE_FP_DEVICE (0x10)
301 #define MPI25_SAS_OP_DISABLE_FP_DEVICE (0x11)
302 #define MPI25_SAS_OP_ENABLE_FP_ALL (0x12)
303 #define MPI25_SAS_OP_DISABLE_FP_ALL (0x13)
304 #define MPI2_SAS_OP_DEV_ENABLE_NCQ (0x14)
305 #define MPI2_SAS_OP_DEV_DISABLE_NCQ (0x15)
306 #define MPI2_SAS_OP_PRODUCT_SPECIFIC_MIN (0x80)
```

```
308 /* values for the PrimFlags field */
```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mpi/mpi2\_sas.h 6

```
309 #define MPI2_SAS_PRIMFLAGS_SINGLE (0x08)
310 #define MPI2_SAS_PRIMFLAGS_TRIPLE (0x02)
311 #define MPI2_SAS_PRIMFLAGS_REDUNDANT (0x01)
```

```
313 /* values for the LookupMethod field */
314 #define MPI2_SAS_LOOKUP_METHOD_SAS_ADDRESS (0x01)
315 #define MPI2_SAS_LOOKUP_METHOD_SAS_ENCLOSURE_SLOT (0x02)
316 #define MPI2_SAS_LOOKUP_METHOD_SAS_DEVICE_NAME (0x03)
```

```
319 /* SAS IO Unit Control Reply Message */
320 typedef struct _MPI2_SAS_IOUNIT_CONTROL_REPLY
321 {
322 U8 Operation; /* 0x00 */
323 U8 Reserved1; /* 0x01 */
324 U8 MsgLength; /* 0x02 */
325 U8 Function; /* 0x03 */
326 U16 DevHandle; /* 0x04 */
327 U8 IOCParameter; /* 0x06 */
328 U8 MsgFlags; /* 0x07 */
329 U8 VP_ID; /* 0x08 */
330 U8 VF_ID; /* 0x09 */
331 U16 Reserved3; /* 0x0A */
332 U16 Reserved4; /* 0x0C */
333 U16 IOCStatus; /* 0x0E */
334 U32 IOCLogInfo; /* 0x10 */
335 } MPI2_SAS_IOUNIT_CONTROL_REPLY,
```

```
unchanged_portion_omitted
```

```

*****
31281 Mon Jun 16 21:18:08 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_targ.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of the author nor the names of any co-contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written permission.
16 *
17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27 * SUCH DAMAGE.
28 */
30 /*
31  * Copyright (c) 2000-2012 LSI Corporation.
32  *
33  *
34  *      Name: mpi2_targ.h
35  *      Title: MPI Target mode messages and structures
36  *      Creation Date: September 8, 2006
37  *
38  *      mpi2_targ.h Version: 02.00.06
39  *
40  * NOTE: Names (typedefs, defines, etc.) beginning with an MPI25 or Mpi25
41  * prefix are for use only on MPI v2.5 products, and must not be used
42  * with MPI v2.0 products. Unless otherwise noted, names beginning with
43  * MPI2 or Mpi2 are for use with both MPI v2.0 and MPI v2.5 products.
44  *
45  * Version History
46  * -----
47  *
48  * Date      Version  Description
49  * -----
50  * 04-30-07  02.00.00  Corresponds to Fusion-MPT MPI Specification Rev A.
51  * 08-31-07  02.00.01  Added Command Buffer Data Location Address Space bits to
52  *                      BufferPostFlags field of CommandBufferPostBase Request.
53  * 02-29-08  02.00.02  Modified various names to make them 32-character unique.
54  * 10-02-08  02.00.03  Removed NextCmdBufferOffset from
55  *                      MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST.
56  *                      Target Status Send Request only takes a single SGE for
57  *                      response data.
58  * 02-10-10  02.00.04  Added comment to MPI2_TARGET_SSP_RSP_IU structure.
59  * 11-18-11  02.00.05  Incorporating additions for MPI v2.5.
60  * 11-27-12  02.00.06  Added InitiatorDevHandle field to MPI2_TARGET_MODE_ABORT
61  *                      request message structure.

```

```

62  *      Added AbortType MPI2_TARGET_MODE_ABORT_DEVHANDLE and
63  *      MPI2_TARGET_MODE_ABORT_ALL_COMMANDS.
64  *      -----
65  */

67 #ifndef MPI2_TARG_H
68 #define MPI2_TARG_H

71 /*****
72  *
73  *      SCSI Target Messages
74  *
75  *****/

77 /*****
78  *      Target Command Buffer Post Base Request
79  *****/

81 typedef struct _MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST
82 {
83     U8          BufferPostFlags;          /* 0x00 */
84     U8          Reserved1;              /* 0x01 */
85     U8          ChainOffset;           /* 0x02 */
86     U8          Function;              /* 0x03 */
87     U16         TotalCmdBuffers;       /* 0x04 */
88     U8          Reserved;              /* 0x06 */
89     U8          MsgFlags;              /* 0x07 */
90     U8          VP_ID;                 /* 0x08 */
91     U8          VF_ID;                 /* 0x09 */
92     U16         Reserved2;             /* 0x0A */
93     U32         Reserved3;             /* 0x0C */
94     U16         CmdBufferLength;       /* 0x10 */
95     U16         Reserved4;             /* 0x12 */
96     U32         BaseAddressLow;        /* 0x14 */
97     U32         BaseAddressHigh;       /* 0x18 */
98 } MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST,
99 MPI2_POINTER PTR_MPI2_TARGET_CMD_BUF_POST_BASE_REQUEST,
100 Mpi2TargetCmdBufferPostBaseRequest_t,
101 MPI2_POINTER pMpi2TargetCmdBufferPostBaseRequest_t;

103 /* values for the BufferPostFlags field */
104 #define MPI2_CMD_BUF_POST_BASE_ADDRESS_SPACE_MASK      (0x0C)
105 #define MPI2_CMD_BUF_POST_BASE_SYSTEM_ADDRESS_SPACE   (0x00)
106 #define MPI2_CMD_BUF_POST_BASE_IOCDDR_ADDRESS_SPACE   (0x04)
107 #define MPI2_CMD_BUF_POST_BASE_IOCPLB_ADDRESS_SPACE   (0x08)
108 #define MPI2_CMD_BUF_POST_BASE_IOCPLBNTA_ADDRESS_SPACE (0x0C)

110 #define MPI2_CMD_BUF_POST_BASE_FLAGS_AUTO_POST_ALL    (0x01)

113 /*****
114  *      Target Command Buffer Post List Request
115  *****/

117 typedef struct _MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST
118 {
119     U16         Reserved;              /* 0x00 */
120     U8          ChainOffset;           /* 0x02 */
121     U8          Function;              /* 0x03 */
122     U16         CmdBufferCount;        /* 0x04 */
123     U8          Reserved1;             /* 0x06 */
124     U8          MsgFlags;              /* 0x07 */
125     U8          VP_ID;                 /* 0x08 */
126     U8          VF_ID;                 /* 0x09 */
127     U16         Reserved2;             /* 0x0A */

```

```

128     U32             Reserved3;           /* 0x0C */
129     U16             IoIndex[2];         /* 0x10 */
130 } MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST,
131 MPI2_POINTER PTR_MPI2_TARGET_CMD_BUF_POST_LIST_REQUEST,
132 Mpi2TargetCmdBufferPostListRequest_t,
133 MPI2_POINTER pMpi2TargetCmdBufferPostListRequest_t;

135 /*****
136 * Target Command Buffer Post Base List Reply
137 *****/

139 typedef struct _MPI2_TARGET_BUF_POST_BASE_LIST_REPLY
140 {
141     U8             Flags;                /* 0x00 */
142     U8             Reserved;             /* 0x01 */
143     U8             MsgLength;           /* 0x02 */
144     U8             Function;            /* 0x03 */
145     U16            Reserved1;           /* 0x04 */
146     U8             Reserved2;           /* 0x06 */
147     U8             MsgFlags;            /* 0x07 */
148     U8             VP_ID;               /* 0x08 */
149     U8             VF_ID;               /* 0x09 */
150     U16            Reserved3;           /* 0x0A */
151     U16            Reserved4;           /* 0x0C */
152     U16            IOCStatus;           /* 0x0E */
153     U32            IOCLogInfo;         /* 0x10 */
154     U16            IoIndex;             /* 0x14 */
155     U16            Reserved5;           /* 0x16 */
156     U32            Reserved6;           /* 0x18 */
157 } MPI2_TARGET_BUF_POST_BASE_LIST_REPLY,
158 MPI2_POINTER PTR_MPI2_TARGET_BUF_POST_BASE_LIST_REPLY,
159 Mpi2TargetCmdBufferPostBaseListReply_t,
160 MPI2_POINTER pMpi2TargetCmdBufferPostBaseListReply_t;

162 /* Flags defines */
163 #define MPI2_CMD_BUF_POST_REPLY_IOINDEX_VALID    (0x01)

166 /*****
167 * Command Buffer Formats (with 16 byte CDB)
168 *****/

170 typedef struct _MPI2_TARGET_SSP_CMD_BUFFER
171 {
172     U8             FrameType;           /* 0x00 */
173     U8             Reserved1;           /* 0x01 */
174     U16            InitiatorConnectionTag; /* 0x02 */
175     U32            HashedSourceSASAddress; /* 0x04 */
176     U16            Reserved2;           /* 0x08 */
177     U16            Flags;                /* 0x0A */
178     U32            Reserved3;           /* 0x0C */
179     U16            Tag;                  /* 0x10 */
180     U16            TargetPortTransferTag; /* 0x12 */
181     U32            DataOffset;          /* 0x14 */
182     /* COMMAND information unit starts here */
183     U8             LogicalUnitNumber[8]; /* 0x18 */
184     U8             Reserved4;           /* 0x20 */
185     U8             TaskAttribute; /* lower 3 bits */ /* 0x21 */
186     U8             Reserved5;           /* 0x22 */
187     U8             AdditionalCDBLength; /* upper 5 bits */ /* 0x23 */
188     U8             CDB[16];             /* 0x24 */
189     /* Additional CDB bytes extend past the CDB field */
190 } MPI2_TARGET_SSP_CMD_BUFFER, MPI2_POINTER PTR_MPI2_TARGET_SSP_CMD_BUFFER,
191 Mpi2TargetSspCmdBuffer, MPI2_POINTER pMpi2TargetSspCmdBuffer;

193 typedef struct _MPI2_TARGET_SSP_TASK_BUFFER

```

```

194 {
195     U8             FrameType;           /* 0x00 */
196     U8             Reserved1;           /* 0x01 */
197     U16            InitiatorConnectionTag; /* 0x02 */
198     U32            HashedSourceSASAddress; /* 0x04 */
199     U16            Reserved2;           /* 0x08 */
200     U16            Flags;                /* 0x0A */
201     U32            Reserved3;           /* 0x0C */
202     U16            Tag;                  /* 0x10 */
203     U16            TargetPortTransferTag; /* 0x12 */
204     U32            DataOffset;          /* 0x14 */
205     /* TASK information unit starts here */
206     U8             LogicalUnitNumber[8]; /* 0x18 */
207     U16            Reserved4;           /* 0x20 */
208     U8             TaskManagementFunction; /* 0x22 */
209     U8             Reserved5;           /* 0x23 */
210     U16            ManagedTaskTag;      /* 0x24 */
211     U16            Reserved6;           /* 0x26 */
212     U32            Reserved7;           /* 0x28 */
213     U32            Reserved8;           /* 0x2C */
214     U32            Reserved9;           /* 0x30 */
215 } MPI2_TARGET_SSP_TASK_BUFFER, MPI2_POINTER PTR_MPI2_TARGET_SSP_TASK_BUFFER,
216 Mpi2TargetSspTaskBuffer, MPI2_POINTER pMpi2TargetSspTaskBuffer;

218 /* mask and shift for HashedSourceSASAddress field */
219 #define MPI2_TARGET_HASHED_SAS_ADDRESS_MASK    (0xFFFFF00)
220 #define MPI2_TARGET_HASHED_SAS_ADDRESS_SHIFT    (8)

223 /*****
224 * MPI v2.0 Target Assist Request
225 *****/

227 typedef struct _MPI2_TARGET_ASSIST_REQUEST
228 {
229     U8             Reserved1;           /* 0x00 */
230     U8             TargetAssistFlags;   /* 0x01 */
231     U8             ChainOffset;         /* 0x02 */
232     U8             Function;            /* 0x03 */
233     U16            QueueTag;            /* 0x04 */
234     U8             Reserved2;           /* 0x06 */
235     U8             MsgFlags;            /* 0x07 */
236     U8             VP_ID;               /* 0x08 */
237     U8             VF_ID;               /* 0x09 */
238     U16            Reserved3;           /* 0x0A */
239     U16            IoIndex;             /* 0x0C */
240     U16            InitiatorConnectionTag; /* 0x0E */
241     U16            SGLFlags;            /* 0x10 */
242     U8             SequenceNumber;      /* 0x12 */
243     U8             Reserved4;           /* 0x13 */
244     U8             SGLOffset0;          /* 0x14 */
245     U8             SGLOffset1;         /* 0x15 */
246     U8             SGLOffset2;         /* 0x16 */
247     U8             SGLOffset3;         /* 0x17 */
248     U32            SkipCount;           /* 0x18 */
249     U32            DataLength;          /* 0x1C */
250     U32            BidirectionalDataLength; /* 0x20 */
251     U16            IoFlags;            /* 0x24 */
252     U16            EEDPFlags;           /* 0x26 */
253     U32            EEDPBlockSize;       /* 0x28 */
254     U32            SecondaryReferenceTag; /* 0x2C */
255     U16            SecondaryApplicationTag; /* 0x30 */
256     U16            ApplicationTagTranslationMask; /* 0x32 */
257     U32            PrimaryReferenceTag; /* 0x34 */
258     U16            PrimaryApplicationTag; /* 0x38 */
259     U16            PrimaryApplicationTagMask; /* 0x3A */

```

```

260     U32     RelativeOffset;          /* 0x3C */
261     U32     Reserved5;              /* 0x40 */
262     U32     Reserved6;              /* 0x44 */
263     U32     Reserved7;              /* 0x48 */
264     U32     Reserved8;              /* 0x4C */
265     MPI2_SGE_IO_UNION SGL[1];      /* 0x50 */
266 } MPI2_TARGET_ASSIST_REQUEST, MPI2_POINTER PTR_MPI2_TARGET_ASSIST_REQUEST,
267   Mpi2TargetAssistRequest_t, MPI2_POINTER pMpi2TargetAssistRequest_t;

269 /* Target Assist TargetAssistFlags bits */

271 #define MPI2_TARGET_ASSIST_FLAGS_REPOST_CMD_BUFFER    (0x80)
272 #define MPI2_TARGET_ASSIST_FLAGS_TLR                 (0x10)
273 #define MPI2_TARGET_ASSIST_FLAGS_RETRANSMIT         (0x04)
274 #define MPI2_TARGET_ASSIST_FLAGS_AUTO_STATUS        (0x02)
275 #define MPI2_TARGET_ASSIST_FLAGS_DATA_DIRECTION     (0x01)

277 /* Target Assist SGLFlags bits */

279 /* base values for Data Location Address Space */
280 #define MPI2_TARGET_ASSIST_SGLFLAGS_ADDR_MASK       (0x0C)
281 #define MPI2_TARGET_ASSIST_SGLFLAGS_SYSTEM_ADDR    (0x00)
282 #define MPI2_TARGET_ASSIST_SGLFLAGS_IOCDDR_ADDR    (0x04)
283 #define MPI2_TARGET_ASSIST_SGLFLAGS_IOCPLB_ADDR    (0x08)
284 #define MPI2_TARGET_ASSIST_SGLFLAGS_PLBNTA_ADDR    (0x0C)

286 /* base values for Type */
287 #define MPI2_TARGET_ASSIST_SGLFLAGS_TYPE_MASK       (0x03)
288 #define MPI2_TARGET_ASSIST_SGLFLAGS_MPI_TYPE        (0x00)
289 #define MPI2_TARGET_ASSIST_SGLFLAGS_32IEEE_TYPE     (0x01)
290 #define MPI2_TARGET_ASSIST_SGLFLAGS_64IEEE_TYPE     (0x02)

292 /* shift values for each sub-field */
293 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL3_SHIFT     (12)
294 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL2_SHIFT     (8)
295 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL1_SHIFT     (4)
296 #define MPI2_TARGET_ASSIST_SGLFLAGS_SGL0_SHIFT     (0)

298 /* Target Assist IoFlags bits */

300 #define MPI2_TARGET_ASSIST_IOFLAGS_BIDIRECTIONAL    (0x0800)
301 #define MPI2_TARGET_ASSIST_IOFLAGS_MULTICAST        (0x0400)
302 #define MPI2_TARGET_ASSIST_IOFLAGS_RECEIVE_FIRST   (0x0200)

304 /* Target Assist EEDPFlags bits */

306 #define MPI2_TA_EEDPFLAGS_INC_PRI_REFTAG            (0x8000)
307 #define MPI2_TA_EEDPFLAGS_INC_SEC_REFTAG            (0x4000)
308 #define MPI2_TA_EEDPFLAGS_INC_PRI_APPTAG            (0x2000)
309 #define MPI2_TA_EEDPFLAGS_INC_SEC_APPTAG            (0x1000)

311 #define MPI2_TA_EEDPFLAGS_CHECK_REFTAG              (0x0400)
312 #define MPI2_TA_EEDPFLAGS_CHECK_APPTAG              (0x0200)
313 #define MPI2_TA_EEDPFLAGS_CHECK_GUARD                (0x0100)

315 #define MPI2_TA_EEDPFLAGS_PASSTHRU_REFTAG           (0x0008)

317 #define MPI2_TA_EEDPFLAGS_MASK_OP                    (0x0007)
318 #define MPI2_TA_EEDPFLAGS_NOOP_OP                    (0x0000)
319 #define MPI2_TA_EEDPFLAGS_CHECK_OP                    (0x0001)
320 #define MPI2_TA_EEDPFLAGS_STRIP_OP                    (0x0002)
321 #define MPI2_TA_EEDPFLAGS_CHECK_REMOVE_OP            (0x0003)
322 #define MPI2_TA_EEDPFLAGS_INSERT_OP                  (0x0004)
323 #define MPI2_TA_EEDPFLAGS_REPLACE_OP                 (0x0006)
324 #define MPI2_TA_EEDPFLAGS_CHECK_REGEN_OP             (0x0007)

```

```

327 /*****
328 * MPI v2.5 Target Assist Request
329 *****/

331 typedef struct _MPI25_TARGET_ASSIST_REQUEST
332 {
333     U8     Reserved1;                /* 0x00 */
334     U8     TargetAssistFlags;        /* 0x01 */
335     U8     ChainOffset;              /* 0x02 */
336     U8     Function;                 /* 0x03 */
337     U16    QueueTag;                 /* 0x04 */
338     U8     Reserved2;                /* 0x06 */
339     U8     MsgFlags;                 /* 0x07 */
340     U8     VP_ID;                    /* 0x08 */
341     U8     VF_ID;                    /* 0x09 */
342     U16    Reserved3;                /* 0x0A */
343     U16    IoIndex;                  /* 0x0C */
344     U16    InitiatorConnectionTag;   /* 0x0E */
345     U8     DMAFlags;                  /* 0x10 */
346     U8     Reserved9;                /* 0x11 */
347     U8     SequenceNumber;           /* 0x12 */
348     U8     Reserved4;                /* 0x13 */
349     U8     SGLOffset0;               /* 0x14 */
350     U8     SGLOffset1;               /* 0x15 */
351     U8     SGLOffset2;               /* 0x16 */
352     U8     SGLOffset3;               /* 0x17 */
353     U32    SkipCount;                /* 0x18 */
354     U32    DataLength;                /* 0x1C */
355     U32    BidirectionalDataLength;  /* 0x20 */
356     U16    IoFlags;                  /* 0x24 */
357     U16    EEDPFlags;                /* 0x26 */
358     U16    EEDPBlockSize;            /* 0x28 */
359     U16    Reserved10;               /* 0x2A */
360     U32    SecondaryReferenceTag;     /* 0x2C */
361     U16    SecondaryApplicationTag;   /* 0x30 */
362     U16    ApplicationTagTranslationMask; /* 0x32 */
363     U32    PrimaryReferenceTag;       /* 0x34 */
364     U16    PrimaryApplicationTag;     /* 0x38 */
365     U16    PrimaryApplicationTagMask; /* 0x3A */
366     U32    RelativeOffset;            /* 0x3C */
367     U32    Reserved5;                 /* 0x40 */
368     U32    Reserved6;                 /* 0x44 */
369     U32    Reserved7;                 /* 0x48 */
370     U32    Reserved8;                 /* 0x4C */
371     MPI25_SGE_IO_UNION SGL;          /* 0x50 */
372 } MPI25_TARGET_ASSIST_REQUEST, MPI2_POINTER PTR_MPI25_TARGET_ASSIST_REQUEST,
373   Mpi25TargetAssistRequest_t, MPI2_POINTER pMpi25TargetAssistRequest_t;

375 /* use MPI2_TARGET_ASSIST_FLAGS_ defines for the Flags field */

377 /* Defines for the DMAFlags field
378 * Each setting affects 4 SGLs, from SGL0 to SGL3.
379 * D = Data
380 * C = Cache DIF
381 * I = Interleaved
382 * H = Host DIF
383 */
384 #define MPI25_TA_DMAFLAGS_OP_MASK                (0x0F)
385 #define MPI25_TA_DMAFLAGS_OP_D_D_D_D            (0x00)
386 #define MPI25_TA_DMAFLAGS_OP_D_D_D_C            (0x01)
387 #define MPI25_TA_DMAFLAGS_OP_D_D_D_I            (0x02)
388 #define MPI25_TA_DMAFLAGS_OP_D_D_C_C            (0x03)
389 #define MPI25_TA_DMAFLAGS_OP_D_D_C_I            (0x04)
390 #define MPI25_TA_DMAFLAGS_OP_D_D_I_I            (0x05)
391 #define MPI25_TA_DMAFLAGS_OP_D_C_C_C            (0x06)

```

```

392 #define MPI25_TA_DMAFLAGS_OP_D_C_C_I      (0x07)
393 #define MPI25_TA_DMAFLAGS_OP_D_C_I_I      (0x08)
394 #define MPI25_TA_DMAFLAGS_OP_D_I_I_I      (0x09)
395 #define MPI25_TA_DMAFLAGS_OP_D_H_D_D      (0x0A)
396 #define MPI25_TA_DMAFLAGS_OP_D_H_D_C      (0x0B)
397 #define MPI25_TA_DMAFLAGS_OP_D_H_D_I      (0x0C)
398 #define MPI25_TA_DMAFLAGS_OP_D_H_C_C      (0x0D)
399 #define MPI25_TA_DMAFLAGS_OP_D_H_C_I      (0x0E)
400 #define MPI25_TA_DMAFLAGS_OP_D_H_I_I      (0x0F)

402 /* defines for the IoFlags field */
403 #define MPI25_TARGET_ASSIST_IOFLAGS_BIDIRECTIONAL      (0x0800)
404 #define MPI25_TARGET_ASSIST_IOFLAGS_RECEIVE_FIRST     (0x0200)

406 /* defines for the EEDPFlags field */
407 #define MPI25_TA_EEDPFLAGS_INC_PRI_REFTAG      (0x8000)
408 #define MPI25_TA_EEDPFLAGS_INC_SEC_REFTAG      (0x4000)
409 #define MPI25_TA_EEDPFLAGS_INC_PRI_APPTAG      (0x2000)
410 #define MPI25_TA_EEDPFLAGS_INC_SEC_APPTAG      (0x1000)

412 #define MPI25_TA_EEDPFLAGS_CHECK_REFTAG        (0x0400)
413 #define MPI25_TA_EEDPFLAGS_CHECK_APPTAG        (0x0200)
414 #define MPI25_TA_EEDPFLAGS_CHECK_GUARD         (0x0100)

416 #define MPI25_TA_EEDPFLAGS_ESCAPE_MODE_MASK    (0x00C0)
417 #define MPI25_TA_EEDPFLAGS_COMPATIBLE_MODE     (0x0000)
418 #define MPI25_TA_EEDPFLAGS_DO_NOT_DISABLE_MODE (0x0040)
419 #define MPI25_TA_EEDPFLAGS_APPTAG_DISABLE_MODE (0x0080)
420 #define MPI25_TA_EEDPFLAGS_APPTAG_REFTAG_DISABLE_MODE (0x00C0)

422 #define MPI25_TA_EEDPFLAGS_HOST_GUARD_METHOD_MASK (0x0030)
423 #define MPI25_TA_EEDPFLAGS_T10_CRC_HOST_GUARD   (0x0000)
424 #define MPI25_TA_EEDPFLAGS_IP_CHKSUM_HOST_GUARD (0x0010)

426 #define MPI25_TA_EEDPFLAGS_PASSTHRU_REFTAG      (0x0008)

428 #define MPI25_TA_EEDPFLAGS_MASK_OP              (0x0007)
429 #define MPI25_TA_EEDPFLAGS_NOOP_OP              (0x0000)
430 #define MPI25_TA_EEDPFLAGS_CHECK_OP            (0x0001)
431 #define MPI25_TA_EEDPFLAGS_STRIP_OP            (0x0002)
432 #define MPI25_TA_EEDPFLAGS_CHECK_REMOVE_OP     (0x0003)
433 #define MPI25_TA_EEDPFLAGS_INSERT_OP           (0x0004)
434 #define MPI25_TA_EEDPFLAGS_REPLACE_OP          (0x0006)
435 #define MPI25_TA_EEDPFLAGS_CHECK_REGEN_OP      (0x0007)

438 /*****
439 * Target Status Send Request
440 *****/

442 typedef struct _MPI2_TARGET_STATUS_SEND_REQUEST
443 {
444     U8      Reserved1;      /* 0x00 */
445     U8      StatusFlags;    /* 0x01 */
446     U8      ChainOffset;    /* 0x02 */
447     U8      Function;       /* 0x03 */
448     U16     QueueTag;       /* 0x04 */
449     U8      Reserved2;     /* 0x06 */
450     U8      MsgFlags;      /* 0x07 */
451     U8      VP_ID;         /* 0x08 */
452     U8      VF_ID;         /* 0x09 */
453     U16     Reserved3;     /* 0x0A */
454     U16     IoIndex;       /* 0x0C */
455     U16     InitiatorConnectionTag; /* 0x0E */
456     U16     SGLFlags;      /* 0x10 */
457     U16     Reserved4;     /* 0x12 */

```

```

458     U8      SGLOffset0;    /* 0x14 */
459     U8      Reserved5;     /* 0x15 */
460     U16     Reserved6;     /* 0x16 */
461     U32     Reserved7;     /* 0x18 */
462     U32     Reserved8;     /* 0x1C */
463     MPI2_SIMPLE_SGE_UNION StatusDataSGE; /* 0x20 */
464 } MPI2_TARGET_STATUS_SEND_REQUEST, /* MPI v2.5:
465 MPI2_POINTER PTR_MPI2_TARGET_STATUS_SEND_REQUEST,
466 Mpi2TargetStatusSendRequest_t, MPI2_POINTER pMpi2TargetStatusSendRequest_t;

468 /* Target Status Send StatusFlags bits */

470 #define MPI2_TSS_FLAGS_REPOST_CMD_BUFFER      (0x80)
471 #define MPI2_TSS_FLAGS_RETRANSMIT           (0x04)
472 #define MPI2_TSS_FLAGS_AUTO_GOOD_STATUS      (0x01)

474 /* Target Status Send SGLFlags bits - MPI v2.0 only */
475 /* Data Location Address Space */
476 #define MPI2_TSS_SGLFLAGS_ADDR_MASK         (0x0C)
477 #define MPI2_TSS_SGLFLAGS_SYSTEM_ADDR      (0x00)
478 #define MPI2_TSS_SGLFLAGS_IOCDDR_ADDR      (0x04)
479 #define MPI2_TSS_SGLFLAGS_IOCPLB_ADDR      (0x08)
480 #define MPI2_TSS_SGLFLAGS_IOCPLBNTA_ADDR   (0x0C)
481 /* Type */
482 #define MPI2_TSS_SGLFLAGS_TYPE_MASK         (0x03)
483 #define MPI2_TSS_SGLFLAGS_MPI_TYPE         (0x00)
484 #define MPI2_TSS_SGLFLAGS_IEEE32_TYPE      (0x01)
485 #define MPI2_TSS_SGLFLAGS_IEEE64_TYPE      (0x02)

489 /*
490 * NOTE: The SSP status IU is big-endian. When used on a little-endian system,
491 * this structure properly orders the bytes.
492 */
493 typedef struct _MPI2_TARGET_SSP_RSP_IU
494 {
495     U32     Reserved0[6]; /* reserved for SSP header */
496     /* start of RESPONSE information unit */
497     U32     Reserved1;    /* 0x18 */
498     U32     Reserved2;    /* 0x1C */
499     U16     Reserved3;    /* 0x20 */
500     U8      DataPres;     /* lower 2 bits */
501     U8      Status;       /* 0x23 */
502     U32     Reserved4;    /* 0x24 */
503     U32     SenseDataLength; /* 0x28 */
504     U32     ResponseDataLength; /* 0x2C */

507     /* start of Response or Sense Data (size may vary dynamically) */
508     U8      ResponseSenseData[4]; /* 0x30 */
509 } MPI2_TARGET_SSP_RSP_IU, MPI2_POINTER PTR_MPI2_TARGET_SSP_RSP_IU,
510 Mpi2TargetSspRspIu_t, MPI2_POINTER pMpi2TargetSspRspIu_t;

513 /*****
514 * Target Standard Reply - used with Target Assist or Target Status Send
515 *****/

517 typedef struct _MPI2_TARGET_STANDARD_REPLY
518 {
519     U16     Reserved;      /* 0x00 */
520     U8      MsgLength;     /* 0x02 */
521     U8      Function;      /* 0x03 */
522     U16     Reserved1;     /* 0x04 */
523     U8      Reserved2;     /* 0x06 */

```

```

524     U8      MsgFlags;           /* 0x07 */
525     U8      VP_ID;             /* 0x08 */
526     U8      VF_ID;             /* 0x09 */
527     U16     Reserved3;         /* 0x0A */
528     U16     Reserved4;         /* 0x0C */
529     U16     IOCStatus;         /* 0x0E */
530     U32     IOCLogInfo;        /* 0x10 */
531     U16     IoIndex;           /* 0x14 */
532     U16     Reserved5;         /* 0x16 */
533     U32     TransferCount;      /* 0x18 */
534     U32     BidirectionalTransferCount; /* 0x1C */
535 } MPI2_TARGET_STANDARD_REPLY, MPI2_POINTER PTR_MPI2_TARGET_STANDARD_REPLY,
536   Mpi2TargetErrorReply_t, MPI2_POINTER pMpi2TargetErrorReply_t;

539 /*****
540 * Target Mode Abort Request
541 *****/

543 typedef struct _MPI2_TARGET_MODE_ABORT_REQUEST
544 {
545     U8      AbortType;           /* 0x00 */
546     U8      Reserved1;           /* 0x01 */
547     U8      ChainOffset;         /* 0x02 */
548     U8      Function;            /* 0x03 */
549     U16     Reserved2;           /* 0x04 */
550     U8      Reserved3;           /* 0x06 */
551     U8      MsgFlags;           /* 0x07 */
552     U8      VP_ID;              /* 0x08 */
553     U8      VF_ID;              /* 0x09 */
554     U16     Reserved4;           /* 0x0A */
555     U16     IoIndexToAbort;      /* 0x0C */
556     U16     InitiatorDevHandle;  /* 0x0E */
557     U32     MidToAbort;          /* 0x10 */
558 } MPI2_TARGET_MODE_ABORT, MPI2_POINTER PTR_MPI2_TARGET_MODE_ABORT,
559   Mpi2TargetModeAbort_t, MPI2_POINTER pMpi2TargetModeAbort_t;

561 /* Target Mode Abort AbortType values */

563 #define MPI2_TARGET_MODE_ABORT_ALL_CMD_BUFFERS    (0x00)
564 #define MPI2_TARGET_MODE_ABORT_ALL_IO             (0x01)
565 #define MPI2_TARGET_MODE_ABORT_EXACT_IO           (0x02)
566 #define MPI2_TARGET_MODE_ABORT_EXACT_IO_REQUEST  (0x03)
567 #define MPI2_TARGET_MODE_ABORT_IO_REQUEST_AND_IO (0x04)
568 #define MPI2_TARGET_MODE_ABORT_DEVHANDLE         (0x05)
569 #define MPI2_TARGET_MODE_ABORT_ALL_COMMANDS       (0x06)

572 /*****
573 * Target Mode Abort Reply
574 *****/

576 typedef struct _MPI2_TARGET_MODE_ABORT_REPLY
577 {
578     U16     Reserved;             /* 0x00 */
579     U8      MsgLength;            /* 0x02 */
580     U8      Function;            /* 0x03 */
581     U16     Reserved1;           /* 0x04 */
582     U8      Reserved2;           /* 0x06 */
583     U8      MsgFlags;           /* 0x07 */
584     U8      VP_ID;              /* 0x08 */
585     U8      VF_ID;              /* 0x09 */
586     U16     Reserved3;           /* 0x0A */
587     U16     Reserved4;           /* 0x0C */
588     U16     IOCStatus;           /* 0x0E */
589     U32     IOCLogInfo;         /* 0x10 */

```

```

590     U32      AbortCount;         /* 0x14 */
591 } MPI2_TARGET_MODE_ABORT_REPLY, MPI2_POINTER PTR_MPI2_TARGET_MODE_ABORT_REPLY,
592   Mpi2TargetModeAbortReply_t, MPI2_POINTER pMpi2TargetModeAbortReply_t;

595 #endif

```

```

*****
27717 Mon Jun 16 21:18:08 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47 /*
48  * Copyright (c) 2000-2013 LSI Corporation.
49  * Copyright (c) 2000 to 2009, LSI Corporation.
50  * All rights reserved.
51 *
52 * Redistribution and use in source and binary forms of all code within
53 * this file that is exclusively owned by LSI, with or without
54 * modification, is permitted provided that, in addition to the CDDL 1.0
55 * License requirements, the following conditions are met:
56 *
57 * Neither the name of the author nor the names of its contributors may be
58 * used to endorse or promote products derived from this software without
59 * specific prior written permission.
60 *
61 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_tool.h
51  * Title: MPI diagnostic tool structures and definitions
52  * Creation Date: March 26, 2007
53 */
54 * mpi2_tool.h Version: 02.00.11
55 * mpi2_tool.h Version: 02.00.04
56 *
57 * Version History
58 * -----
59 *
60 * Date Version Description
61 * -----
62 * 04-30-07 02.00.00 Corresponds to Fusion-MPT MPI Specification Rev A.
63 * 12-18-07 02.00.01 Added Diagnostic Buffer Post and Diagnostic Release
64 * structures and defines.
65 * 02-29-08 02.00.02 Modified various names to make them 32-character unique.
66 * 05-06-09 02.00.03 Added ISTWI Read Write Tool and Diagnostic CLI Tool.
67 * 07-30-09 02.00.04 Added ExtendedType field to DiagnosticBufferPost request
68 * and reply messages.
69 * Added MPI2_DIAG_BUF_TYPE_EXTENDED.
70 * Incremented MPI2_DIAG_BUF_TYPE_COUNT.
71 * 05-12-10 02.00.05 Added Diagnostic Data Upload tool.
72 * 08-11-10 02.00.06 Added defines that were missing for Diagnostic Buffer
73 * Post Request.
74 * 05-25-11 02.00.07 Added Flags field and related defines to
75 * MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST.
76 * 11-18-11 02.00.08 Incorporating additions for MPI v2.5.
77 * 07-10-12 02.00.09 Add MPI v2.5 Toolbox Diagnostic CLI Tool Request
78 * message.
79 * 07-26-12 02.00.10 Modified MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST so that
80 * it uses MPI Chain SGE as well as MPI Simple SGE.
81 * 08-19-13 02.00.11 Added MPI2_TOOLBOX_TEXT_DISPLAY_TOOL and related info.
82 * -----
83 */
84
85 #ifndef MPI2_TOOL_H
86 #define MPI2_TOOL_H
87
88 /*****
89  *
90  * Toolbox Messages
91  *
92  *****/
93
94 /* defines for the Tools */
95 #define MPI2_TOOLBOX_CLEAN_TOOL (0x00)
96 #define MPI2_TOOLBOX_MEMORY_MOVE_TOOL (0x01)
97 #define MPI2_TOOLBOX_DIAG_DATA_UPLOAD_TOOL (0x02)
98 #define MPI2_TOOLBOX_ISTWI_READ_WRITE_TOOL (0x03)
99 #define MPI2_TOOLBOX_BEACON_TOOL (0x05)
100 #define MPI2_TOOLBOX_DIAGNOSTIC_CLI_TOOL (0x06)
101 #define MPI2_TOOLBOX_TEXT_DISPLAY_TOOL (0x07)

```

```

87 /*****
88 * Toolbox reply
89 *****/

91 typedef struct _MPI2_TOOLBOX_REPLY
92 {
93     U8           Tool;           /* 0x00 */
94     U8           Reserved1;     /* 0x01 */
95     U8           MsgLength;     /* 0x02 */
96     U8           Function;      /* 0x03 */
97     U16          Reserved2;     /* 0x04 */
98     U8           Reserved3;     /* 0x06 */
99     U8           MsgFlags;      /* 0x07 */
100    U8           VP_ID;         /* 0x08 */
101    U8           VF_ID;         /* 0x09 */
102    U16          Reserved4;     /* 0x0A */
103    U16          Reserved5;     /* 0x0C */
104    U16          IOCStatus;     /* 0x0E */
105    U32          IOCLogInfo;    /* 0x10 */
106 } MPI2_TOOLBOX_REPLY, MPI2_POINTER PTR_MPI2_TOOLBOX_REPLY,
    unchanged portion omitted
161 MPI2ToolboxMemMoveRequest_t, MPI2_POINTER pMpi2ToolboxMemMoveRequest_t;

164 /*****
165 * Toolbox Diagnostic Data Upload request
166 *****/

168 typedef struct _MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST
169 {
170     U8           Tool;           /* 0x00 */
171     U8           Reserved1;     /* 0x01 */
172     U8           ChainOffset;   /* 0x02 */
173     U8           Function;      /* 0x03 */
174     U16          Reserved2;     /* 0x04 */
175     U8           Reserved3;     /* 0x06 */
176     U8           MsgFlags;      /* 0x07 */
177     U8           VP_ID;         /* 0x08 */
178     U8           VF_ID;         /* 0x09 */
179     U16          Reserved4;     /* 0x0A */
180     U8           SGLFlags;      /* 0x0C */
181     U8           Reserved5;     /* 0x0D */
182     U16          Reserved6;     /* 0x0E */
183     U32          Flags;         /* 0x10 */
184     U32          DataLength;    /* 0x14 */
185     MPI2_SGE_SIMPLE_UNION      SGL; /* 0x18 */
186 } MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST,
187 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAG_DATA_UPLOAD_REQUEST,
188 Mpi2ToolboxDiagDataUploadRequest_t,
189 MPI2_POINTER pMpi2ToolboxDiagDataUploadRequest_t;

191 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */

194 typedef struct _MPI2_DIAG_DATA_UPLOAD_HEADER
195 {
196     U32          DiagDataLength; /* 00h */
197     U8           FormatCode;      /* 04h */
198     U8           Reserved1;      /* 05h */
199     U16          Reserved2;      /* 06h */
200 } MPI2_DIAG_DATA_UPLOAD_HEADER, MPI2_POINTER PTR_MPI2_DIAG_DATA_UPLOAD_HEADER,
201 Mpi2DiagDataUploadHeader_t, MPI2_POINTER pMpi2DiagDataUploadHeader_t;

```

```

204 /*****
205 * Toolbox ISTWI Read Write Tool
206 *****/

208 /* Toolbox ISTWI Read Write Tool request message */
209 typedef struct _MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST
210 {
211     U8           Tool;           /* 0x00 */
212     U8           Reserved1;     /* 0x01 */
213     U8           ChainOffset;   /* 0x02 */
214     U8           Function;      /* 0x03 */
215     U16          Reserved2;     /* 0x04 */
216     U8           Reserved3;     /* 0x06 */
217     U8           MsgFlags;      /* 0x07 */
218     U8           VP_ID;         /* 0x08 */
219     U8           VF_ID;         /* 0x09 */
220     U16          Reserved4;     /* 0x0A */
221     U32          Reserved5;     /* 0x0C */
222     U32          Reserved6;     /* 0x10 */
223     U8           DevIndex;      /* 0x14 */
224     U8           Action;        /* 0x15 */
225     U8           SGLFlags;      /* 0x16 */
226     U8           Flags;        /* 0x17 */
227     U8           Reserved7;     /* 0x17 */
228     U16          TxDataLength;  /* 0x18 */
229     U16          RxDataLength;  /* 0x1A */
230     U32          Reserved8;     /* 0x1C */
231     U32          Reserved9;     /* 0x20 */
232     U32          Reserved10;    /* 0x24 */
233     U32          Reserved11;    /* 0x28 */
234     U32          Reserved12;    /* 0x2C */
235     MPI2_SGE_SIMPLE_UNION      SGL; /* 0x30 */
236 } MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST,
237 MPI2_POINTER PTR_MPI2_TOOLBOX_ISTWI_READ_WRITE_REQUEST,
238 Mpi2ToolboxIstwiReadWriteRequest_t,
    MPI2_POINTER pMpi2ToolboxIstwiReadWriteRequest_t;

240 /* values for the Action field */
241 #define MPI2_TOOL_ISTWI_ACTION_READ_DATA      (0x01)
242 #define MPI2_TOOL_ISTWI_ACTION_WRITE_DATA    (0x02)
243 #define MPI2_TOOL_ISTWI_ACTION_SEQUENCE      (0x03)
244 #define MPI2_TOOL_ISTWI_ACTION_RESERVE_BUS   (0x10)
245 #define MPI2_TOOL_ISTWI_ACTION_RELEASE_BUS   (0x11)
246 #define MPI2_TOOL_ISTWI_ACTION_RESET        (0x12)

248 /* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */
211 /* values for SGLFlags field are in the SGL section of mpi2.h */

250 /* values for the Flags field */
251 #define MPI2_TOOL_ISTWI_FLAG_AUTO_RESERVE_RELEASE (0x80)
252 #define MPI2_TOOL_ISTWI_FLAG_PAGE_ADDR_MASK      (0x07)

255 /* Toolbox ISTWI Read Write Tool reply message */
256 typedef struct _MPI2_TOOLBOX_ISTWI_REPLY
257 {
258     U8           Tool;           /* 0x00 */
259     U8           Reserved1;     /* 0x01 */
260     U8           MsgLength;     /* 0x02 */
261     U8           Function;      /* 0x03 */
262     U16          Reserved2;     /* 0x04 */
263     U8           Reserved3;     /* 0x06 */
264     U8           MsgFlags;      /* 0x07 */
265     U8           VP_ID;         /* 0x08 */
266     U8           VF_ID;         /* 0x09 */
267     U16          Reserved4;     /* 0x0A */

```

```

268 U16 Reserved5; /* 0x0C */
269 U16 IOCStatus; /* 0x0E */
270 U32 IOCLogInfo; /* 0x10 */
271 U8 DevIndex; /* 0x14 */
272 U8 Action; /* 0x15 */
273 U8 IstwiStatus; /* 0x16 */
274 U8 Reserved6; /* 0x17 */
275 U16 TxDataCount; /* 0x18 */
276 U16 RxDataCount; /* 0x1A */
277 } MPI2_TOOLBOX_ISTWI_REPLY, MPI2_POINTER PTR_MPI2_TOOLBOX_ISTWI_REPLY,
  unchanged_portion_omitted
302 MPI2ToolboxBeaconRequest_t, MPI2_POINTER pMpi2ToolboxBeaconRequest_t;

304 /* values for the Flags field */
305 #define MPI2_TOOLBOX_FLAGS_BEACONMODE_OFF (0x00)
306 #define MPI2_TOOLBOX_FLAGS_BEACONMODE_ON (0x01)

309 /*****
310 * Toolbox Diagnostic CLI Tool
311 *****/

313 #define MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH (0x5C)

315 /* MPI v2.0 Toolbox Diagnostic CLI Tool request message */
274 /* Toolbox Diagnostic CLI Tool request message */
316 typedef struct _MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST
317 {
318 U8 Tool; /* 0x00 */
319 U8 Reserved1; /* 0x01 */
320 U8 ChainOffset; /* 0x02 */
321 U8 Function; /* 0x03 */
322 U16 Reserved2; /* 0x04 */
323 U8 Reserved3; /* 0x06 */
324 U8 MsgFlags; /* 0x07 */
325 U8 VP_ID; /* 0x08 */
326 U8 VF_ID; /* 0x09 */
327 U16 Reserved4; /* 0x0A */
328 U8 SGLFlags; /* 0x0C */
329 U8 Reserved5; /* 0x0D */
330 U16 Reserved6; /* 0x0E */
331 U32 DataLength; /* 0x10 */
332 U8 DiagnosticCliCommand[MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH]
333 MPI2_MPI_SGE_IO_UNION SGL; /* 0x70 */
292 MPI2_SGE_SIMPLE_UNION SGL; /* 0x70 */
334 } MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
335 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
336 Mpi2ToolboxDiagnosticCliRequest_t,
337 MPI2_POINTER pMpi2ToolboxDiagnosticCliRequest_t;

339 /* use MPI2_SGLFLAGS defines from mpi2.h for the SGLFlags field */
298 /* values for SGLFlags field are in the SGL section of mpi2.h */

342 /* MPI v2.5 Toolbox Diagnostic CLI Tool request message */
343 typedef struct _MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST
344 {
345 U8 Tool; /* 0x00 */
346 U8 Reserved1; /* 0x01 */
347 U8 ChainOffset; /* 0x02 */
348 U8 Function; /* 0x03 */
349 U16 Reserved2; /* 0x04 */
350 U8 Reserved3; /* 0x06 */
351 U8 MsgFlags; /* 0x07 */
352 U8 VP_ID; /* 0x08 */
353 U8 VF_ID; /* 0x09 */

```

```

354 U16 Reserved4; /* 0x0A */
355 U32 Reserved5; /* 0x0C */
356 U32 DataLength; /* 0x10 */
357 U8 DiagnosticCliCommand[MPI2_TOOLBOX_DIAG_CLI_CMD_LENGTH]
358 MPI25_SGE_IO_UNION SGL; /* 0x70 */
359 } MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
360 MPI2_POINTER PTR_MPI25_TOOLBOX_DIAGNOSTIC_CLI_REQUEST,
361 Mpi25ToolboxDiagnosticCliRequest_t,
362 MPI2_POINTER pMpi25ToolboxDiagnosticCliRequest_t;

365 /* Toolbox Diagnostic CLI Tool reply message */
366 typedef struct _MPI2_TOOLBOX_DIAGNOSTIC_CLI_REPLY
367 {
368 U8 Tool; /* 0x00 */
369 U8 Reserved1; /* 0x01 */
370 U8 MsgLength; /* 0x02 */
371 U8 Function; /* 0x03 */
372 U16 Reserved2; /* 0x04 */
373 U8 Reserved3; /* 0x06 */
374 U8 MsgFlags; /* 0x07 */
375 U8 VP_ID; /* 0x08 */
376 U8 VF_ID; /* 0x09 */
377 U16 Reserved4; /* 0x0A */
378 U16 Reserved5; /* 0x0C */
379 U16 IOCStatus; /* 0x0E */
380 U32 IOCLogInfo; /* 0x10 */
381 U32 ReturnedDataLength; /* 0x14 */
382 } MPI2_TOOLBOX_DIAGNOSTIC_CLI_REPLY,
383 MPI2_POINTER PTR_MPI2_TOOLBOX_DIAG_CLI_REPLY,
384 Mpi2ToolboxDiagnosticCliReply_t,
385 MPI2_POINTER pMpi2ToolboxDiagnosticCliReply_t;

388 /*****
389 * Toolbox Console Text Display Tool
390 *****/

392 /* Toolbox Console Text Display Tool request message */
393 typedef struct _MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST
394 {
395 U8 Tool; /* 0x00 */
396 U8 Reserved1; /* 0x01 */
397 U8 ChainOffset; /* 0x02 */
398 U8 Function; /* 0x03 */
399 U16 Reserved2; /* 0x04 */
400 U8 Reserved3; /* 0x06 */
401 U8 MsgFlags; /* 0x07 */
402 U8 VP_ID; /* 0x08 */
403 U8 VF_ID; /* 0x09 */
404 U16 Reserved4; /* 0x0A */
405 U8 Console; /* 0x0C */
406 U8 Flags; /* 0x0D */
407 U16 Reserved6; /* 0x0E */
408 U8 TextToDisplay[4]; /* 0x10 */ /* actual length dete
409 } MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST,
410 MPI2_POINTER PTR_MPI2_TOOLBOX_TEXT_DISPLAY_REQUEST,
411 Mpi2ToolboxTextDisplayRequest_t,
412 MPI2_POINTER pMpi2ToolboxTextDisplayRequest_t;

414 /* defines for the Console field */
415 #define MPI2_TOOLBOX_CONSOLE_TYPE_MASK (0xF0)
416 #define MPI2_TOOLBOX_CONSOLE_TYPE_DEFAULT (0x00)
417 #define MPI2_TOOLBOX_CONSOLE_TYPE_UART (0x10)
418 #define MPI2_TOOLBOX_CONSOLE_TYPE_ETHERNET (0x20)

```

```

420 #define MPI2_TOOLBOX_CONSOLE_NUMBER_MASK      (0x0F)
422 /* defines for the Flags field */
423 #define MPI2_TOOLBOX_CONSOLE_FLAG_TIMESTAMP    (0x01)

427 /*****
428 *
429 *      Diagnostic Buffer Messages
430 *
431 *****/

434 /*****
435 *      Diagnostic Buffer Post request
436 *****/

438 typedef struct _MPI2_DIAG_BUFFER_POST_REQUEST
439 {
440     U8          ExtendedType;          /* 0x00 */
441     U8          BufferType;            /* 0x01 */
442     U8          ChainOffset;          /* 0x02 */
443     U8          Function;             /* 0x03 */
444     U16         Reserved2;           /* 0x04 */
445     U8          Reserved3;           /* 0x06 */
446     U8          MsgFlags;            /* 0x07 */
447     U8          VP_ID;               /* 0x08 */
448     U8          VF_ID;              /* 0x09 */
449     U16         Reserved4;           /* 0x0A */
450     U64         BufferAddress;        /* 0x0C */
451     U32         BufferLength;         /* 0x14 */
452     U32         Reserved5;          /* 0x18 */
453     U32         Reserved6;          /* 0x1C */
454     U32         Flags;              /* 0x20 */
455     U32         ProductSpecific[23]; /* 0x24 */
456 } MPI2_DIAG_BUFFER_POST_REQUEST, MPI2_POINTER PTR_MPI2_DIAG_BUFFER_POST_REQUEST,
457   Mpi2DiagBufferPostRequest_t, MPI2_POINTER pMpi2DiagBufferPostRequest_t;

459 /* values for the ExtendedType field */
460 #define MPI2_DIAG_EXTENDED_TYPE_UTILIZATION    (0x02)

462 /* values for the BufferType field */
463 #define MPI2_DIAG_BUF_TYPE_TRACE              (0x00)
464 #define MPI2_DIAG_BUF_TYPE_SNAPSHOT          (0x01)
465 #define MPI2_DIAG_BUF_TYPE_EXTENDED          (0x02)
466 /* count of the number of buffer types */
467 #define MPI2_DIAG_BUF_TYPE_COUNT              (0x03)

469 /* values for the Flags field */
470 #define MPI2_DIAG_BUF_FLAG_RELEASE_ON_FULL    (0x00000002) /* for MPI v2.0
471 #define MPI2_DIAG_BUF_FLAG_IMMEDIATE_RELEASE (0x00000001)

```

```

474 /*****
475 *      Diagnostic Buffer Post reply
476 *****/

478 typedef struct _MPI2_DIAG_BUFFER_POST_REPLY
479 {
480     U8          ExtendedType;          /* 0x00 */
481     U8          BufferType;            /* 0x01 */
482     U8          MsgLength;            /* 0x02 */
483     U8          Function;             /* 0x03 */
484     U16         Reserved2;           /* 0x04 */
485     U8          Reserved3;           /* 0x06 */

```

```

486     U8          MsgFlags;            /* 0x07 */
487     U8          VP_ID;               /* 0x08 */
488     U8          VF_ID;              /* 0x09 */
489     U16         Reserved4;           /* 0x0A */
490     U16         Reserved5;           /* 0x0C */
491     U16         IOCStatus;           /* 0x0E */
492     U32         IOCLogInfo;         /* 0x10 */
493     U32         TransferLength;     /* 0x14 */
494 } MPI2_DIAG_BUFFER_POST_REPLY, MPI2_POINTER PTR_MPI2_DIAG_BUFFER_POST_REPLY,
_____ unchanged_portion_omitted

```

```

*****
3757 Mon Jun 16 21:18:08 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mpi/mpi2_type.h
NEX-1888 upstream
*****
1 /*-
2  * Copyright (c) 2013 LSI Corp.
3  * All rights reserved.
4  */
5  * CDDL HEADER START
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions
9  * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions and the following disclaimer.
12 * 2. Redistributions in binary form must reproduce the above copyright
13 * notice, this list of conditions and the following disclaimer in the
14 * documentation and/or other materials provided with the distribution.
15 * 3. Neither the name of the author nor the names of any co-contributors
16 * may be used to endorse or promote products derived from this software
17 * without specific prior written permission.
18 * The contents of this file are subject to the terms of the
19 * Common Development and Distribution License (the "License").
20 * You may not use this file except in compliance with the License.
21 *
22 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
32 * SUCH DAMAGE.
33 * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
34 * or http://www.opensolaris.org/os/licensing.
35 * See the License for the specific language governing permissions
36 * and limitations under the License.
37 *
38 * When distributing Covered Code, include this CDDL HEADER in each
39 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
40 * If applicable, add the following below this CDDL HEADER, with the
41 * fields enclosed by brackets "[ ]" replaced with your own identifying
42 * information: Portions Copyright [yyyy] [name of copyright owner]
43 *
44 * CDDL HEADER END
45 */
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```

36 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
37 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
38 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
39 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
40 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
41 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
42 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
43 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
44 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
45 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
46 * DAMAGE.
47 */
48
49 /*
50  * Name: mpi2_type.h
51  * Title: MPI basic type definitions
52  * Creation Date: August 16, 2006
53  *
54  * mpi2_type.h Version: 02.00.00
55  *
56  * Version History
57  * -----
58  * Date      Version  Description
59  * -----
60  * 04-30-07  02.00.00  Corresponds to Fusion-MPT MPI Specification Rev A.
61  * -----
62  */
63
64 #ifndef MPI2_TYPE_H
65 #define MPI2_TYPE_H
66
67 /*****
68  * Define MPI2_POINTER if it hasn't already been defined. By default
69  * MPI2_POINTER is defined to be a near pointer. MPI2_POINTER can be defined as
70  * a far pointer by defining MPI2_POINTER as "far *" before this header file is
71  * included.
72  */
73 #ifndef MPI2_POINTER
74 #define MPI2_POINTER      *
75 #endif
76
77 /* the basic types may have already been included by mpi_type.h */
78 #ifndef MPI2_TYPE_H
79 /*****
80  *
81  * Basic Types
82  */
83 /*****
84  *
85  * typedef signed char S8;
86  * typedef unsigned char U8;
87  * typedef signed short S16;
88  * typedef unsigned short U16;
89  */
90 #endif
91
92 #ifdef __FreeBSD__
93
94 typedef int32_t S32;
95 typedef uint32_t U32;
96
97 #else
98
99 #if defined(unix) || defined(__arm) || defined(ALPHA) || defined(__PPC__) || def
100
101 typedef signed int S32;
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

```
86     typedef unsigned int    U32;
88 #else
90     typedef signed   long    S32;
91     typedef unsigned long    U32;
93 #endif
94 #endif
96 typedef struct _S64
97 {
98     U32          Low;
99     S32          High;
100 } S64;
_____ unchanged_portion_omitted_
```

```

*****
9514 Mon Jun 16 21:18:08 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mptsas_ioctl.h
NEX-1889 upstream
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright 2010 Sun Microsystems, Inc. All rights reserved.
24  * Use is subject to license terms.
25  */
26 /*
27  * Copyright (c) 2013, Joyent, Inc. All rights reserved.
28  * Copyright 2014 Nexenta Systems, Inc. All rights reserved.
29  */

31 /*
32  * Copyright (c) 2000 to 2010, LSI Corporation.
33  * All rights reserved.
34  *
35  * Redistribution and use in source and binary forms of all code within
36  * this file that is exclusively owned by LSI, with or without
37  * modification, is permitted provided that, in addition to the CDDL 1.0
38  * License requirements, the following conditions are met:
39  *
40  * Neither the name of the author nor the names of its contributors may be
41  * used to endorse or promote products derived from this software without
42  * specific prior written permission.
43  *
44  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
45  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
46  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
47  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
48  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
49  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
50  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
51  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
52  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
53  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
54  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
55  * DAMAGE.
56  */

58 #ifndef _MPTSAS_IOCTL_H
59 #define _MPTSAS_IOCTL_H

61 #ifdef __cplusplus

```

```

62 extern "C" {
63 #endif

65 #include <sys/types.h>

67 #define MPTIOCTL (('I' << 8)
68 #define MPTIOCTL_GET_ADAPTER_DATA (MPTIOCTL | 1)
69 #define MPTIOCTL_UPDATE_FLASH (MPTIOCTL | 2)
70 #define MPTIOCTL_RESET_ADAPTER (MPTIOCTL | 3)
71 #define MPTIOCTL_PASS_THRU (MPTIOCTL | 4)
72 #define MPTIOCTL_EVENT_QUERY (MPTIOCTL | 5)
73 #define MPTIOCTL_EVENT_ENABLE (MPTIOCTL | 6)
74 #define MPTIOCTL_EVENT_REPORT (MPTIOCTL | 7)
75 #define MPTIOCTL_GET_PCI_INFO (MPTIOCTL | 8)
76 #define MPTIOCTL_DIAG_ACTION (MPTIOCTL | 9)
77 #define MPTIOCTL_REG_ACCESS (MPTIOCTL | 10)
78 #define MPTIOCTL_GET_DISK_INFO (MPTIOCTL | 11)
79 #define MPTIOCTL_LED_CONTROL (MPTIOCTL | 12)

81 /*
82  * The following are our ioctl() return status values. If everything went
83  * well, we return good status. If the buffer length sent to us is too short
84  * we return a status to tell the user.
85  */
86 #define MPTIOCTL_STATUS_GOOD 0
87 #define MPTIOCTL_STATUS_LEN_TOO_SHORT 1

89 typedef struct mptsas_pci_bits
90 {
91     union {
92         struct {
93             uint32_t DeviceNumber :5;
94             uint32_t FunctionNumber :3;
95             uint32_t BusNumber :24;
96         } bits;
97         uint32_t AsDWORD;
98     } u;
99     uint32_t PciSegmentId;
100 } mptsas_pci_bits_t;
101 /*
102  * The following is the MPTIOCTL_GET_ADAPTER_DATA data structure. This data
103  * structure is setup so that we hopefully are properly aligned for both
104  * 32-bit and 64-bit mode applications.
105  *
106  * Adapter Type - Value = 4 = SCSI Protocol through SAS-2 adapter
107  * Value = 6 = SCSI Protocol through SAS-3 adapter
108  *
109  * MPI Port Number - The PCI Function number for this device
110  *
111  * PCI Device HW Id - The PCI device number for this device
112  *
113  */
114 #define MPTIOCTL_ADAPTER_TYPE_SAS2 4
115 #define MPTIOCTL_ADAPTER_TYPE_SAS3 6

117 typedef struct mptsas_adapter_data
118 {
119     uint32_t StructureLength;
120     uint32_t AdapterType;
121     uint32_t MpiPortNumber;
122     uint32_t PciDeviceHwId;
123     uint32_t PciDeviceHwRev;
124     uint32_t SubSystemId;
125     uint32_t SubsystemVendorId;
126     uint32_t Reserved1;
127     uint32_t MpiFirmwareVersion;

```

```
128         uint32_t           BiosVersion;
129         uint8_t            DriverVersion[32];
130         uint8_t            Reserved2;
131         uint8_t            ScsiId;
132         uint16_t           Reserved3;
133         mptsas_pci_bits_t  PciInformation;
134 } mptsas_adapter_data_t;
unchanged_portion_omitted
```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mptsas\_var.h

1

```
*****
45097 Mon Jun 16 21:18:08 2014
new/usr/src/uts/common/sys/scsi/adapters/mpt_sas/mptsas_var.h
NEX-1889 upstream
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21
22 /*
23  * Copyright (c) 2009, 2010, Oracle and/or its affiliates. All rights reserved.
24  * Copyright (c) 2013, Joyent, Inc. All rights reserved.
25  * Copyright 2014 Nexenta Systems, Inc. All rights reserved.
26  * Copyright (c) 2014, Tegile Systems Inc. All rights reserved.
27  * Copyright (c) 2013, Joyent, Inc. All rights reserved.
28 */
29 /*
30  * Copyright (c) 2000 to 2010, LSI Corporation.
31  * All rights reserved.
32  *
33  * Redistribution and use in source and binary forms of all code within
34  * this file that is exclusively owned by LSI, with or without
35  * modification, is permitted provided that, in addition to the CDDL 1.0
36  * License requirements, the following conditions are met:
37  *
38  * Neither the name of the author nor the names of its contributors may be
39  * used to endorse or promote products derived from this software without
40  * specific prior written permission.
41  *
42  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
43  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
44  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
45  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
46  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
47  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
48  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
49  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
50  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
51  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
52  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
53  * DAMAGE.
54 */
55
56 #ifndef _SYS_SCSI_ADAPTERS_MPTVAR_H
57 #define _SYS_SCSI_ADAPTERS_MPTVAR_H
58
59 #include <sys/byteorder.h>
60 #include <sys/queue.h>
```

new/usr/src/uts/common/sys/scsi/adapters/mpt\_sas/mptsas\_var.h

2

```
61 #include <sys/isa_defs.h>
62 #include <sys/sunmdi.h>
63 #include <sys/mdi_impldefs.h>
64 #include <sys/scsi/adapters/mpt_sas/mptsas_hash.h>
65 #include <sys/scsi/adapters/mpt_sas/mptsas_ioctl.h>
66 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_tool.h>
67 #include <sys/scsi/adapters/mpt_sas/mpi/mpi2_cnfg.h>
68
69 #ifdef __cplusplus
70 extern "C" {
71 #endif
72
73 /*
74  * Compile options
75  */
76 #ifdef DEBUG
77 #define MPTSAS_DEBUG /* turn on debugging code */
78 #endif /* DEBUG */
79
80 #define MPTSAS_INITIAL_SOFT_SPACE 4
81
82 #define MAX_MPI_PORTS 16
83
84 /*
85  * Note below macro definition and data type definition
86  * are used for phy mask handling, it should be changed
87  * simultaneously.
88  */
89 #define MPTSAS_MAX_PHYS 16
90 typedef uint16_t mptsas_phymask_t;
91
92 #define MPTSAS_INVALID_DEVHDL 0xffff
93 #define MPTSAS_SATA_GUID "sata-guid"
94
95 /*
96  * Hash table sizes for SMP targets (i.e., expanders) and ordinary SSP/STP
97  * targets. There's no need to go overboard here, as the ordinary paths for
98  * I/O do not normally require hashed target lookups. These should be good
99  * enough and then some for any fabric within the hardware's capabilities.
100 */
101 #define MPTSAS_SMP_BUCKET_COUNT 23
102 #define MPTSAS_TARGET_BUCKET_COUNT 97
103
104 /*
105  * MPT HW defines
106  */
107 #define MPTSAS_MAX_DISKS_IN_CONFIG 14
108 #define MPTSAS_MAX_DISKS_IN_VOL 10
109 #define MPTSAS_MAX_HOTSPARES 2
110 #define MPTSAS_MAX_RAIDVOLS 2
111 #define MPTSAS_MAX_RAIDCONFIGS 5
112
113 /*
114  * 64-bit SAS WWN is displayed as 16 characters as HEX characters,
115  * plus two means the prefix 'w' and end of the string '\0'.
116  */
117 #define MPTSAS_WWN_STRLEN (16 + 2)
118 #define MPTSAS_MAX_GUID_LEN 64
119
120 /*
121  * DMA routine flags
122  */
123 #define MPTSAS_DMA_HANDLE_ALLOCD 0x2
124 #define MPTSAS_DMA_MEMORY_ALLOCD 0x4
125 #define MPTSAS_DMA_HANDLE_BOUND 0x8
```

```

127 /*
128 * If the HBA supports DMA or bus-mastering, you may have your own
129 * scatter-gather list for physically non-contiguous memory in one
130 * I/O operation; if so, there's probably a size for that list.
131 * It must be placed in the ddi_dma_lim_t structure, so that the system
132 * DMA-support routines can use it to break up the I/O request, so we
133 * define it here.
134 */
135 #if defined(__sparc)
136 #define MPTSAS_MAX_DMA_SEGS 1
137 #define MPTSAS_MAX_CMD_SEGS 1
138 #else
139 #define MPTSAS_MAX_DMA_SEGS 256
140 #define MPTSAS_MAX_CMD_SEGS 257
141 #endif
142 #define MPTSAS_MAX_FRAME_SGSES(mpt) \
143 ((mpt->m_req_frame_size - (sizeof (MPI2_SCSI_IO_REQUEST))) / 8) + 1)
144
145 /*
146 * Calculating how many 64-bit DMA simple elements can be stored in the first
147 * frame. Note that msg_scsi_io_request contains 2 double-words (8 bytes) for
148 * element storage. And 64-bit dma element is 3 double-words (12 bytes) in
149 * size. IEEE 64-bit dma element used for SAS3 controllers is 4 double-words
150 * (16 bytes).
151 * size.
152 */
153 #define MPTSAS_MAX_FRAME_SGSES64(mpt) \
154 ((mpt->m_req_frame_size - \
155 sizeof (MPI2_SCSI_IO_REQUEST) + sizeof (MPI2_SGE_IO_UNION)) / \
156 (mpt->m_MPI25 ? sizeof (MPI2_IEEE_SGE_SIMPLE64) : \
157 sizeof (MPI2_SGE_SIMPLE64)))
158 #define MPTSAS_MAX_FRAME_SGSES64(mpt) \
159 ((mpt->m_req_frame_size - \
160 sizeof (MPI2_SCSI_IO_REQUEST) + sizeof (MPI2_SGE_IO_UNION)) / 12)
161
162 /*
163 * Scatter-gather list structure defined by HBA hardware
164 */
165 typedef struct NcrTableIndirect { /* Table Indirect entries */
166     uint32_t count; /* 24 bit count */
167     union {
168         uint32_t address32; /* 32 bit address */
169         struct {
170             uint32_t Low;
171             uint32_t High;
172         } address64; /* 64 bit address */
173     } addr;
174 } mptti_t;
175 #define unchanged_portion_omitted
176
177
178 TAILQ_HEAD(mptsas_active_cmdq, mptsas_cmd);
179 typedef struct mptsas_active_cmdq mptsas_active_cmdq_t;
180
181 typedef struct mptsas_target {
182     mptsas_target_addr_t m_addr;
183     refhash_link_t m_link;
184     uint8_t m_dr_flag;
185     uint16_t m_devhdl;
186     uint32_t m_deviceinfo;
187     uint8_t m_phynum;
188     uint32_t m_dups;
189     mptsas_active_cmdq_t m_active_cmdq;
190     int32_t m_t_throttle;
191     int32_t m_t_ncmds;
192     int32_t m_reset_delay;
193     int32_t m_t_nwait;
194 }

```

```

225     uint16_t m_qfull_retry_interval;
226     uint8_t m_qfull_retries;
227     uint16_t m_enclosure;
228     uint16_t m_slot_num;
229     uint32_t m_tgt_unconfigured;
230     uint8_t m_led_status;
231     uint8_t m_scsi_req_desc_type;
232
233 } mptsas_target_t;
234 #define unchanged_portion_omitted
235
236 typedef struct mptsas_cache_frames {
237     ddi_dma_handle_t m_dma_hdl;
238     ddi_acc_handle_t m_acc_hdl;
239     caddr_t m_frames_addr;
240     uint64_t m_phys_addr;
241     uint32_t m_phys_addr;
242 } mptsas_cache_frames_t;
243 #define unchanged_portion_omitted
244
245 /*
246 * passthrough request structure
247 */
248 typedef struct mptsas_pt_request {
249     uint8_t *request;
250     uint32_t request_size;
251     uint32_t data_size;
252     uint32_t dataout_size;
253     uint8_t direction;
254     uint8_t simple;
255     uint16_t sgl_offset;
256     uint32_t direction;
257     ddi_dma_cookie_t data_cookie;
258     ddi_dma_cookie_t dataout_cookie;
259 } mptsas_pt_request_t;
260 #define unchanged_portion_omitted
261
262
263 typedef struct mptsas {
264     int m_instance;
265
266     struct mptsas *m_next;
267
268     scsi_hba_tran_t *m_tran;
269     smp_hba_tran_t *m_smptran;
270     kmutex_t m_mutex;
271     kmutex_t m_passthru_mutex;
272     kcondvar_t m_cv;
273     kcondvar_t m_passthru_cv;
274     kcondvar_t m_fw_cv;
275     kcondvar_t m_config_cv;
276     kcondvar_t m_fw_diag_cv;
277     dev_info_t *m_dip;
278
279     /*
280      * soft state flags
281      */
282     uint_t m_softstate;
283
284     refhash_t *m_targets;
285     refhash_t *m_smp_targets;
286
287     m_raidconfig_t m_raidconfig[MPTSAS_MAX_RAIDCONFIGS];
288     uint8_t m_num_raid_configs;
289
290     struct mptsas_slots *m_active; /* outstanding cmds */

```

```

708 mptsas_cmd_t *m_waitq; /* cmd queue for active request */
709 mptsas_cmd_t **m_waitqtail; /* wait queue tail ptr */

711 kmutex_t m_tx_waitq_mutex;
712 mptsas_cmd_t *m_tx_waitq; /* TX cmd queue for active request */
713 mptsas_cmd_t **m_tx_waitqtail; /* tx_wait queue tail ptr */
714 int m_tx_draining; /* TX queue draining flag */

716 mptsas_cmd_t *m_doneq; /* queue of completed commands */
717 mptsas_cmd_t **m_donetail; /* queue tail ptr */

719 /*
720 * variables for helper threads (fan-out interrupts)
721 */
722 mptsas_doneq_thread_list_t *m_doneq_thread_id;
723 uint32_t m_doneq_thread_n;
724 uint32_t m_doneq_thread_threshold;
725 uint32_t m_doneq_length_threshold;
726 uint32_t m_doneq_len;
727 kcondvar_t m_doneq_thread_cv;
728 kmutex_t m_doneq_mutex;

730 int m_ncmds; /* number of outstanding commands */
731 m_event_struct_t *m_ioc_event_cmdq; /* cmd queue for ioc event */
732 m_event_struct_t **m_ioc_event_cmdtail; /* ioc cmd queue tail */

734 ddi_acc_handle_t m_datap; /* operating regs data access handle */

736 struct _MPI2_SYSTEM_INTERFACE_REGS *m_reg;

738 ushort_t m_devid; /* device id of chip. */
739 uchar_t m_revid; /* revision of chip. */
740 uint16_t m_svid; /* subsystem Vendor ID of chip */
741 uint16_t m_ssid; /* subsystem Device ID of chip */

743 uchar_t m_sync_offset; /* default offset for this chip. */

745 timeout_id_t m_quiesce_timeid;

747 ddi_dma_handle_t m_dma_req_frame_hdl;
748 ddi_acc_handle_t m_acc_req_frame_hdl;
749 ddi_dma_handle_t m_dma_reply_frame_hdl;
750 ddi_acc_handle_t m_acc_reply_frame_hdl;
751 ddi_dma_handle_t m_dma_free_queue_hdl;
752 ddi_acc_handle_t m_acc_free_queue_hdl;
753 ddi_dma_handle_t m_dma_post_queue_hdl;
754 ddi_acc_handle_t m_acc_post_queue_hdl;

756 /*
757 * list of reset notification requests
758 */
759 struct scsi_reset_notify_entry *m_reset_notify_listf;

761 /*
762 * qfull handling
763 */
764 timeout_id_t m_restart_cmd_timeid;

766 /*
767 * scsi reset delay per bus
768 */
769 uint_t m_scsi_reset_delay;

771 int m_pm_idle_delay;

773 uchar_t m_polled_intr; /* intr was polled. */

```

```

774 uchar_t m_suspended; /* true if driver is suspended */

776 struct kmem_cache *m_kmem_cache;
777 struct kmem_cache *m_cache_frames;

779 /*
780 * hba options.
781 */
782 uint_t m_options;

784 int m_in_callback;

786 int m_power_level; /* current power level */

788 int m_busy; /* power management busy state */

790 off_t m_pmcsr_offset; /* PMCSR offset */

792 ddi_acc_handle_t m_config_handle;

794 ddi_dma_attr_t m_io_dma_attr; /* Used for data I/O */
795 ddi_dma_attr_t m_msg_dma_attr; /* Used for message frames */
796 ddi_device_acc_attr_t m_dev_acc_attr;
797 ddi_device_acc_attr_t m_reg_acc_attr;

799 /*
800 * request/reply variables
801 */
802 caddr_t m_req_frame;
803 uint64_t m_req_frame_dma_addr;
804 caddr_t m_reply_frame;
805 uint64_t m_reply_frame_dma_addr;
806 caddr_t m_free_queue;
807 uint64_t m_free_queue_dma_addr;
808 caddr_t m_post_queue;
809 uint64_t m_post_queue_dma_addr;

811 m_replyh_arg_t *m_replyh_args;

813 uint16_t m_max_requests;
814 uint16_t m_req_frame_size;

816 /*
817 * Max frames per request reported in IOC Facts
818 */
819 uint8_t m_max_chain_depth;
820 /*
821 * Max frames per request which is used in reality. It's adjusted
822 * according DMA SG length attribute, and shall not exceed the
823 * m_max_chain_depth.
824 */
825 uint8_t m_max_request_frames;

827 uint16_t m_free_queue_depth;
828 uint16_t m_post_queue_depth;
829 uint16_t m_max_replies;
830 uint32_t m_free_index;
831 uint32_t m_post_index;
832 uint8_t m_reply_frame_size;
833 uint32_t m_ioc_capabilities;

835 /*
836 * indicates if the firmware was upload by the driver
837 * at boot time
838 */
839 ushort_t m_fwupload;

```

```

841     uint16_t         m_productid;

843     /*
844     * per instance data structures for dma memory resources for
845     * MPI handshake protocol. only one handshake cmd can run at a time.
846     */
847     ddi_dma_handle_t   m_hshk_dma_hdl;
848     ddi_acc_handle_t   m_hshk_acc_hdl;
849     caddr_t            m_hshk_memp;
850     size_t             m_hshk_dma_size;

852     /* Firmware version on the card at boot time */
853     uint32_t           m_fwversion;

855     /* MSI specific fields */
856     ddi_intr_handle_t  *m_htable;      /* For array of interrupts */
857     int                 m_intr_type;    /* What type of interrupt */
858     int                 m_intr_cnt;     /* # of intrs count returned */
859     size_t              m_intr_size;    /* Size of intr array */
860     uint_t              m_intr_pri;     /* Interrupt priority */
861     int                 m_intr_cap;     /* Interrupt capabilities */
862     ddi_taskq_t         *m_event_taskq;

864     /* SAS specific information */

866     union {
867         uint64_t         m_base_wwid;   /* Base WWID */
868         struct {
869 #ifdef _BIG_ENDIAN
870             uint32_t     m_base_wwid_hi;
871             uint32_t     m_base_wwid_lo;
872 #else
873             uint32_t     m_base_wwid_lo;
874             uint32_t     m_base_wwid_hi;
875 #endif
876         } sasaddr;
877     } un;

879     uint8_t             m_num_phys;      /* # of PHYs */
880     mptsas_phy_info_t   m_phy_info[MPTSAS_MAX_PHYS];
881     uint8_t             m_port_chng;     /* initiator port changes */
882     MPI2_CONFIG_PAGE_MAN_0 m_MANU_page0; /* Manufacturer page 0 info */
883     MPI2_CONFIG_PAGE_MAN_1 m_MANU_page1; /* Manufacturer page 1 info */

885     /* FMA Capabilities */
886     int                 m_fm_capabilities;
887     ddi_taskq_t         *m_dr_taskq;
888     int                 m_mpxio_enable;
889     uint8_t             m_done_traverse_dev;
890     uint8_t             m_done_traverse_smp;
891     int                 m_diag_action_in_progress;
892     uint16_t            m_dev_handle;
893     uint16_t            m_smp_devhdl;

895     /*
896     * Event recording
897     */
898     uint8_t             m_event_index;
899     uint32_t            m_event_number;
900     uint32_t            m_event_mask[4];
901     mptsas_event_entry_t m_events[MPTSAS_EVENT_QUEUE_SIZE];

903     /*
904     * FW diag Buffer List
905     */

```

```

906     mptsas_fw_diagnostic_buffer_t
907         m_fw_diag_buffer_list[MPI2_DIAG_BUF_TYPE_COUNT];

909     /* GEN3 support */
910     uint8_t             m_MPI25;

912     /*
913     * Event Replay flag (MUR support)
914     */
915     uint8_t             m_event_replay;

917     /*
918     * IR Capable flag
919     */
920     uint8_t             m_ir_capable;

922     /*
923     * Is HBA processing a diag reset?
924     */
925     uint8_t             m_in_reset;

927     /*
928     * per instance cmd data structures for task management cmds
929     */
930     m_event_struct_t    m_event_task_mgmt;      /* must be last */
931     /* ... scsi_pkt_size */
932 } mptsas_t;
_____ unchanged_portion_omitted

1049 /*
1050 * inq_dtype:
1051 * Bits 5 through 7 are the Peripheral Device Qualifier
1052 * 001b: device not connected to the LUN
1053 * Bits 0 through 4 are the Peripheral Device Type
1054 * 1fh: Unknown or no device type
1055 *
1056 * Although the inquiry may return success, the following value
1057 * means no valid LUN connected.
1058 */
1059 #define MPTSAS_VALID_LUN(sd_inq) \
1060     (((sd_inq->inq_dtype & 0xe0) != 0x20) && \
1061     ((sd_inq->inq_dtype & 0x1f) != 0x1f))

1063 /*
1064 * Default is to have 10 retries on receiving QFULL status and
1065 * each retry to be after 100 ms.
1066 */
1067 #define QFULL_RETRIES          10
1068 #define QFULL_RETRY_INTERVAL  100

1070 /*
1071 * Handy macros
1072 */
1073 #define Tgt(sp) ((sp)->cmd_pkt->pkt_address.a_target)
1074 #define Lun(sp) ((sp)->cmd_pkt->pkt_address.a_lun)

1076 #define IS_HEX_DIGIT(n) (((n) >= '0' && (n) <= '9') || \
1077     ((n) >= 'a' && (n) <= 'f') || ((n) >= 'A' && (n) <= 'F'))

1079 /*
1080 * poll time for mptsas_pollret() and mptsas_wait_intr()
1081 */
1082 #define MPTSAS_POLL_TIME      30000 /* 30 seconds */

1084 /*
1085 * default time for mptsas_do_passthru

```

```

1086 */
1087 #define MPTSAS_PASS_THRU_TIME_DEFAULT 60 /* 60 seconds */

1089 /*
1090 * macro to return the effective address of a given per-target field
1091 */
1092 #define EFF_ADDR(start, offset) ((start) + (offset))

1094 #define SDEV2ADDR(devp) (&((devp)->sd_address))
1095 #define SDEV2TRAN(devp) ((devp)->sd_address.a_hba_tran)
1096 #define PKT2TRAN(pkt) ((pkt)->pkt_address.a_hba_tran)
1097 #define ADDR2TRAN(ap) ((ap)->a_hba_tran)
1098 #define DIP2TRAN(dip) (ddi_get_driver_private(dip))

1101 #define TRAN2MPT(hba) ((mptsas_t *) (hba)->tran_hba_private)
1102 #define DIP2MPT(dip) (TRAN2MPT((scsi_hba_tran_t *) DIP2TRAN(dip)))
1103 #define SDEV2MPT(sd) (TRAN2MPT(SDEV2TRAN(sd)))
1104 #define PKT2MPT(pkt) (TRAN2MPT(PKT2TRAN(pkt)))

1106 #define ADDR2MPT(ap) (TRAN2MPT(ADDR2TRAN(ap)))

1108 #define POLL_TIMEOUT (2 * SCSI_POLL_TIMEOUT * 1000000)
1109 #define SHORT_POLL_TIMEOUT (1000000) /* in usec, about 1 secs */
1110 #define MPTSAS_QUIESCE_TIMEOUT 1 /* 1 sec */
1111 #define MPTSAS_PM_IDLE_TIMEOUT 60 /* 60 seconds */

1113 #define MPTSAS_GET_ISTAT(mpt) (ddi_get32((mpt)->m_datap, \
1114 &(mpt)->m_reg->HostInterruptStatus))

1116 #define MPTSAS_SET_SIGP(P) \
1117 ClrSetBits(mpt->m_devaddr + NREG_ISTAT, 0, NB_ISTAT_SIGP)

1119 #define MPTSAS_RESET_SIGP(P) (void) ddi_get8(mpt->m_datap, \
1120 (uint8_t *) (mpt->m_devaddr + NREG_CTEST2))

1122 #define MPTSAS_GET_INTCODE(P) (ddi_get32(mpt->m_datap, \
1123 (uint32_t *) (mpt->m_devaddr + NREG_DSPS)))

1126 #define MPTSAS_START_CMD(mpt, req_desc_lo, req_desc_hi) \
1127 ddi_put32(mpt->m_datap, &mpt->m_reg->RequestDescriptorPostLow, \
1128 req_desc_lo); \
1129 ddi_put32(mpt->m_datap, &mpt->m_reg->RequestDescriptorPostHigh, \
1130 req_desc_hi);

1132 #define INT_PENDING(mpt) \
1133 (MPTSAS_GET_ISTAT(mpt) & MPI2_HIS_REPLY_DESCRIPTOR_INTERRUPT)

1135 /*
1136 * Mask all interrupts to disable
1137 */
1138 #define MPTSAS_DISABLE_INTR(mpt) \
1139 ddi_put32((mpt)->m_datap, &(mpt)->m_reg->HostInterruptMask, \
1140 (MPI2_HIM_RIM | MPI2_HIM_DIM | MPI2_HIM_RESET_IRQ_MASK))

1142 /*
1143 * Mask Doorbell and Reset interrupts to enable reply desc int.
1144 */
1145 #define MPTSAS_ENABLE_INTR(mpt) \
1146 ddi_put32(mpt->m_datap, &mpt->m_reg->HostInterruptMask, \
1147 (MPI2_HIM_DIM | MPI2_HIM_RESET_IRQ_MASK))

1149 #define MPTSAS_GET_NEXT_REPLY(mpt, index) \
1150 &((uint64_t *) (void *) mpt->m_post_queue)[index]

```

```

1152 #define MPTSAS_GET_NEXT_FRAME(mpt, SMID) \
1153 (mpt->m_req_frame + (mpt->m_req_frame_size * SMID))

1155 #define ClrSetBits32(hdl, reg, clr, set) \
1156 ddi_put32(hdl, (reg), \
1157 ((ddi_get32(mpt->m_datap, (reg)) & ~(clr)) | (set)))

1159 #define ClrSetBits(reg, clr, set) \
1160 ddi_put8(mpt->m_datap, (uint8_t *) (reg), \
1161 ((ddi_get8(mpt->m_datap, (uint8_t *) (reg)) & ~(clr)) | (set)))

1163 #define MPTSAS_WAITQ_RM(mpt, cmdp) \
1164 if ((cmdp = mpt->m_waitq) != NULL) { \
1165 /* If the queue is now empty fix the tail pointer */ \
1166 if ((mpt->m_waitq = cmdp->cmd_linkp) == NULL) \
1167 mpt->m_waitqtail = &mpt->m_waitq; \
1168 cmdp->cmd_linkp = NULL; \
1169 cmdp->cmd_queued = FALSE; \
1170 }

1172 #define MPTSAS_TX_WAITQ_RM(mpt, cmdp) \
1173 if ((cmdp = mpt->m_tx_waitq) != NULL) { \
1174 /* If the queue is now empty fix the tail pointer */ \
1175 if ((mpt->m_tx_waitq = cmdp->cmd_linkp) == NULL) \
1176 mpt->m_tx_waitqtail = &mpt->m_tx_waitq; \
1177 cmdp->cmd_linkp = NULL; \
1178 cmdp->cmd_queued = FALSE; \
1179 }

1181 /*
1182 * defaults for the global properties
1183 */
1184 #define DEFAULT_SCSI_OPTIONS SCSI_OPTIONS_DR
1185 #define DEFAULT_TAG_AGE_LIMIT 2
1186 #define DEFAULT_WD_TICK 1

1188 /*
1189 * invalid hostid.
1190 */
1191 #define MPTSAS_INVALID_HOSTID -1

1193 /*
1194 * Get/Set hostid from SCSI port configuration page
1195 */
1196 #define MPTSAS_GET_HOST_ID(configuration) (configuration & 0xFF)
1197 #define MPTSAS_SET_HOST_ID(hostid) (hostid | ((1 << hostid) << 16))

1199 /*
1200 * Config space.
1201 */
1202 #define MPTSAS_LATENCY_TIMER 0x40

1204 /*
1205 * Offset to firmware version
1206 */
1207 #define MPTSAS_FW_VERSION_OFFSET 9

1209 /*
1210 * Offset and masks to get at the ProductId field
1211 */
1212 #define MPTSAS_FW_PRODUCTID_OFFSET 8
1213 #define MPTSAS_FW_PRODUCTID_MASK 0xFFFF0000
1214 #define MPTSAS_FW_PRODUCTID_SHIFT 16

1216 /*
1217 * Subsystem ID for HBAs.

```

```

1218 */
1219 #define MPTSAS_HBA_SUBSYSTEM_ID    0x10C0
1220 #define MPTSAS_RHEA_SUBSYSTEM_ID  0x10B0

1222 /*
1223  * reset delay tick
1224  */
1225 #define MPTSAS_WATCH_RESET_DELAY_TICK 50      /* specified in milli seconds */

1227 /*
1228  * Ioc reset return values
1229  */
1230 #define MPTSAS_RESET_FAIL          -1
1231 #define MPTSAS_NO_RESET            0
1232 #define MPTSAS_SUCCESS_HARDRESET   1
1233 #define MPTSAS_SUCCESS_MUR         2

1235 /*
1236  * throttle support.
1237  */
1238 #define MAX_THROTTLE               32
1239 #define HOLD_THROTTLE              0
1240 #define DRAIN_THROTTLE            -1
1241 #define QFULL_THROTTLE            -2

1243 /*
1244  * Passthrough/config request flags
1245  */
1246 #define MPTSAS_DATA_ALLOCATED      0x0001
1247 #define MPTSAS_DATAOUT_ALLOCATED   0x0002
1248 #define MPTSAS_REQUEST_POOL_CMD    0x0004
1249 #define MPTSAS_ADDRESS_REPLY       0x0008
1250 #define MPTSAS_CMD_TIMEOUT         0x0010

1252 /*
1253  * response code tlr flag
1254  */
1255 #define MPTSAS_SCSI_RESPONSE_CODE_TLR_OFF 0x02

1257 /*
1258  * System Events
1259  */
1260 #ifndef DDI_VENDOR_LSI
1261 #define DDI_VENDOR_LSI "LSI"
1262 #endif /* DDI_VENDOR_LSI */

1264 /*
1265  * Shared functions
1266  */
1267 int mptsas_save_cmd(struct mptsas *mpt, struct mptsas_cmd *cmd);
1268 void mptsas_remove_cmd(mptsas_t *mpt, mptsas_cmd_t *cmd);
1269 void mptsas_waitg_add(mptsas_t *mpt, mptsas_cmd_t *cmd);
1270 void mptsas_log(struct mptsas *mpt, int level, char *fmt, ...);
1271 int mptsas_poll(mptsas_t *mpt, mptsas_cmd_t *poll_cmd, int polltime);
1272 int mptsas_do_dma(mptsas_t *mpt, uint32_t size, int var, int (*callback)());
1273 int mptsas_send_config_request_msg(mptsas_t *mpt, uint8_t action,
1274     uint8_t pagetype, uint32_t pageaddress, uint8_t pagenumber,
1275     uint8_t pageversion, uint8_t pagelength, uint32_t
1276     SGEflagslength, uint32_t SGEaddress32);
1277 int mptsas_send_extended_config_request_msg(mptsas_t *mpt, uint8_t action,
1278     uint8_t extpagetype, uint32_t pageaddress, uint8_t pagenumber,
1279     uint8_t pageversion, uint16_t extpagelength,
1280     uint32_t SGEflagslength, uint32_t SGEaddress32);
1281 int mptsas_update_flash(mptsas_t *mpt, caddr_t ptrbuffer, uint32_t size,
1282     uint8_t type, int mode);
1283 int mptsas_check_flash(mptsas_t *mpt, caddr_t origfile, uint32_t size,

```

```

1284     uint8_t type, int mode);
1285 int mptsas_download_firmware();
1286 int mptsas_can_download_firmware();
1287 int mptsas_dma_alloc(mptsas_t *mpt, mptsas_dma_alloc_state_t *dma_statep);
1288 void mptsas_dma_free(mptsas_dma_alloc_state_t *dma_statep);
1289 mptsas_phymask_t mptsas_physport_to_phymask(mptsas_t *mpt, uint8_t physport);
1290 void mptsas_fma_check(mptsas_t *mpt, mptsas_cmd_t *cmd);
1291 int mptsas_check_acc_handle(ddi_acc_handle_t handle);
1292 int mptsas_check_dma_handle(ddi_dma_handle_t handle);
1293 void mptsas_fm_ereport(mptsas_t *mpt, char *detail);
1294 int mptsas_dma_addr_create(mptsas_t *mpt, ddi_dma_attr_t dma_attr,
1295     ddi_dma_handle_t *dma_hdl, ddi_acc_handle_t *acc_hdl, caddr_t *dma_memp,
1296     uint32_t alloc_size, ddi_dma_cookie_t *cookiep);
1297 void mptsas_dma_addr_destroy(ddi_dma_handle_t *, ddi_acc_handle_t *);

1299 /*
1300  * impl functions
1301  */
1302 int mptsas_ioc_wait_for_response(mptsas_t *mpt);
1303 int mptsas_ioc_wait_for_doorbell(mptsas_t *mpt);
1304 int mptsas_ioc_reset(mptsas_t *mpt, int);
1305 int mptsas_send_handshake_msg(mptsas_t *mpt, caddr_t memp, int numbytes,
1306     ddi_acc_handle_t accessp);
1307 int mptsas_get_handshake_msg(mptsas_t *mpt, caddr_t memp, int numbytes,
1308     ddi_acc_handle_t accessp);
1309 int mptsas_send_config_request_msg(mptsas_t *mpt, uint8_t action,
1310     uint8_t pagetype, uint32_t pageaddress, uint8_t pagenumber,
1311     uint8_t pageversion, uint8_t pagelength, uint32_t SGEflagslength,
1312     uint32_t SGEaddress32);
1313 int mptsas_send_extended_config_request_msg(mptsas_t *mpt, uint8_t action,
1314     uint8_t extpagetype, uint32_t pageaddress, uint8_t pagenumber,
1315     uint8_t pageversion, uint16_t extpagelength,
1316     uint32_t SGEflagslength, uint32_t SGEaddress32);

1318 int mptsas_request_from_pool(mptsas_t *mpt, mptsas_cmd_t **cmd,
1319     struct scsi_pkt **pkt);
1320 void mptsas_return_to_pool(mptsas_t *mpt, mptsas_cmd_t *cmd);
1321 void mptsas_destroy_ioc_event_cmd(mptsas_t *mpt);
1322 void mptsas_start_config_page_access(mptsas_t *mpt, mptsas_cmd_t *cmd);
1323 int mptsas_access_config_page(mptsas_t *mpt, uint8_t action, uint8_t page_type,
1324     uint8_t page_number, uint32_t page_address, int (*callback) (mptsas_t *,
1325     caddr_t, ddi_acc_handle_t, uint16_t, uint32_t, va_list), ...);

1327 int mptsas_ioc_task_management(mptsas_t *mpt, int task_type,
1328     uint16_t dev_handle, int lun, uint8_t *reply, uint32_t reply_size,
1329     int mode);
1330 int mptsas_send_event_ack(mptsas_t *mpt, uint32_t event, uint32_t eventcntx);
1331 void mptsas_send_pending_event_ack(mptsas_t *mpt);
1332 void mptsas_set_throttle(struct mptsas *mpt, mptsas_target_t *ptgt, int what);
1333 int mptsas_restart_ioc(mptsas_t *mpt);
1334 void mptsas_update_driver_data(struct mptsas *mpt);
1335 uint64_t mptsas_get_sata_guid(mptsas_t *mpt, mptsas_target_t *ptgt, int lun);

1337 /*
1338  * init functions
1339  */
1340 int mptsas_ioc_get_facts(mptsas_t *mpt);
1341 int mptsas_ioc_get_port_facts(mptsas_t *mpt, int port);
1342 int mptsas_ioc_enable_port(mptsas_t *mpt);
1343 int mptsas_ioc_enable_event_notification(mptsas_t *mpt);
1344 int mptsas_ioc_init(mptsas_t *mpt);

1346 /*
1347  * configuration pages operation
1348  */
1349 int mptsas_get_sas_device_page0(mptsas_t *mpt, uint32_t page_address,

```

```

1350 uint16_t *dev_handle, uint64_t *sas_wwn, uint32_t *dev_info,
1351 uint8_t *physport, uint8_t *phynum, uint16_t *pdevhandle,
1352 uint16_t *slot_num, uint16_t *enclosure);
1353 int mptsas_get_sas_io_unit_page(mptsas_t *mpt);
1354 int mptsas_get_sas_io_unit_page_hndshk(mptsas_t *mpt);
1355 int mptsas_get_sas_expander_page0(mptsas_t *mpt, uint32_t page_address,
1356 mptsas_smp_t *info);
1357 int mptsas_set_ioc_params(mptsas_t *mpt);
1358 int mptsas_get_manufacture_page5(mptsas_t *mpt);
1359 int mptsas_get_sas_port_page0(mptsas_t *mpt, uint32_t page_address,
1360 uint64_t *sas_wwn, uint8_t *portwidth);
1361 int mptsas_get_bios_page3(mptsas_t *mpt, uint32_t *bios_version);
1362 int
1363 mptsas_get_sas_phy_page0(mptsas_t *mpt, uint32_t page_address,
1364 smhba_info_t *info);
1365 int
1366 mptsas_get_sas_phy_page1(mptsas_t *mpt, uint32_t page_address,
1367 smhba_info_t *info);
1368 int
1369 mptsas_get_manufacture_page0(mptsas_t *mpt);
1370 void
1371 mptsas_create_phy_stats(mptsas_t *mpt, char *iport, dev_info_t *dip);
1372 void mptsas_destroy_phy_stats(mptsas_t *mpt);
1373 int mptsas_smhba_phy_init(mptsas_t *mpt);
1374 /*
1375  * RAID functions
1376  */
1377 int mptsas_get_raid_settings(mptsas_t *mpt, mptsas_raidvol_t *raidvol);
1378 int mptsas_get_raid_info(mptsas_t *mpt);
1379 int mptsas_get_physdisk_settings(mptsas_t *mpt, mptsas_raidvol_t *raidvol,
1380 uint8_t physdisknum);
1381 int mptsas_delete_volume(mptsas_t *mpt, uint16_t valid);
1382 void mptsas_raid_action_system_shutdown(mptsas_t *mpt);

1384 #define MPTSAS_IOCSTATUS(status) (status & MPI2_IOCSTATUS_MASK)
1385 /*
1386  * debugging.
1387  */
1388 #if defined(MPTSAS_DEBUG)

1390 void mptsas_printf(char *fmt, ...);

1392 #define MPTSAS_DBGPR(m, args) \
1393     if (mptsas_debug_flags & (m)) \
1394         mptsas_printf args
1395 #else /* ! defined(MPTSAS_DEBUG) */
1396 #define MPTSAS_DBGPR(m, args)
1397 #endif /* defined(MPTSAS_DEBUG) */

1399 #define NDBG0(args) MPTSAS_DBGPR(0x01, args) /* init */
1400 #define NDBG1(args) MPTSAS_DBGPR(0x02, args) /* normal running */
1401 #define NDBG2(args) MPTSAS_DBGPR(0x04, args) /* property handling */
1402 #define NDBG3(args) MPTSAS_DBGPR(0x08, args) /* pkt handling */

1404 #define NDBG4(args) MPTSAS_DBGPR(0x10, args) /* kmem alloc/free */
1405 #define NDBG5(args) MPTSAS_DBGPR(0x20, args) /* polled cmds */
1406 #define NDBG6(args) MPTSAS_DBGPR(0x40, args) /* interrupts */
1407 #define NDBG7(args) MPTSAS_DBGPR(0x80, args) /* queue handling */

1409 #define NDBG8(args) MPTSAS_DBGPR(0x0100, args) /* arq */
1410 #define NDBG9(args) MPTSAS_DBGPR(0x0200, args) /* Tagged Q'ing */
1411 #define NDBG10(args) MPTSAS_DBGPR(0x0400, args) /* halting chip */
1412 #define NDBG11(args) MPTSAS_DBGPR(0x0800, args) /* power management */

1414 #define NDBG12(args) MPTSAS_DBGPR(0x1000, args) /* enumeration */
1415 #define NDBG13(args) MPTSAS_DBGPR(0x2000, args) /* configuration page */

```

```

1416 #define NDBG14(args) MPTSAS_DBGPR(0x4000, args) /* LED control */
1417 #define NDBG15(args) MPTSAS_DBGPR(0x8000, args) /* Passthrough */
1407 #define NDBG15(args) MPTSAS_DBGPR(0x8000, args)
1419 #define NDBG16(args) MPTSAS_DBGPR(0x010000, args)
1420 #define NDBG17(args) MPTSAS_DBGPR(0x020000, args) /* scatter/gather */
1421 #define NDBG18(args) MPTSAS_DBGPR(0x040000, args)
1422 #define NDBG19(args) MPTSAS_DBGPR(0x080000, args) /* handshaking */

1424 #define NDBG20(args) MPTSAS_DBGPR(0x100000, args) /* events */
1425 #define NDBG21(args) MPTSAS_DBGPR(0x200000, args) /* dma */
1426 #define NDBG22(args) MPTSAS_DBGPR(0x400000, args) /* reset */
1427 #define NDBG23(args) MPTSAS_DBGPR(0x800000, args) /* abort */

1429 #define NDBG24(args) MPTSAS_DBGPR(0x1000000, args) /* capabilities */
1430 #define NDBG25(args) MPTSAS_DBGPR(0x2000000, args) /* flushing */
1431 #define NDBG26(args) MPTSAS_DBGPR(0x4000000, args)
1432 #define NDBG27(args) MPTSAS_DBGPR(0x8000000, args)

1434 #define NDBG28(args) MPTSAS_DBGPR(0x10000000, args) /* hotplug */
1435 #define NDBG29(args) MPTSAS_DBGPR(0x20000000, args) /* timeouts */
1436 #define NDBG30(args) MPTSAS_DBGPR(0x40000000, args) /* mptsas_watch */
1437 #define NDBG31(args) MPTSAS_DBGPR(0x80000000, args) /* negotiations */

1439 /*
1440  * auto request sense
1441  */
1442 #define RQ_MAKECOM_COMMON(pkt, flag, cmd) \
1443     (pkt)->pkt_flags = (flag), \
1444     ((union scsi_cdb *) (pkt)->pkt_cdbp)->sccl_cmd = (cmd), \
1445     ((union scsi_cdb *) (pkt)->pkt_cdbp)->sccl_lun = \
1446     (pkt)->pkt_address.a_lun

1448 #define RQ_MAKECOM_G0(pkt, flag, cmd, addr, cnt) \
1449     RQ_MAKECOM_COMMON((pkt), (flag), (cmd)), \
1450     FORMG0ADDR(((union scsi_cdb *) (pkt)->pkt_cdbp), (addr)), \
1451     FORMG0COUNT(((union scsi_cdb *) (pkt)->pkt_cdbp), (cnt))

1454 #ifdef __cplusplus
1455 }

```

unchanged portion omitted