

new/./fusion.h

1

17098 Tue Nov 6 14:29:38 2012

new/./fusion.h

unchanged_portion_omitted

```
411 typedef struct _MR_SPAN_INFO {
412     U32      noElements;          /* 0x00 */
413     U32      reserved1;           /* 0x04 */
414     MR_QUAD_ELEMENT quads[MAX_RAIDMAP_SPAN_DEPTH]; /* 0x08 */
414     MR_QUAD_ELEMENT quad[MAX_RAIDMAP_SPAN_DEPTH]; /* 0x08 */
415 } MR_SPAN_INFO; /* 0x108, Total size */
unchanged_portion_omitted

438 typedef struct _MR_LD_RAID {
439     struct {
440         U32      fpCapable      :1;
441         U32      reserved5      :3;
442         U32      ldPiMode       :4;
443         U32      pdPiMode       :4;

444         /* FDE or controller encryption (MR_LD_ENCRYPTION_TYPE) */
445         U32      encryptionType :8;

446         U32      fpWriteCapable :1;
447         U32      fpReadCapable  :1;
448         U32      fpWriteAcrossStripe:1;
449         U32      fpReadAcrossStripe:1;
450         U32      reserved4      :8;
451     } capability; /* 0x00 */
452     U32      reserved6;
453     U64      size; /* 0x08, LD size in blocks */
454     U8      spanDepth; /* 0x10, Total Number of Spans */
455     U8      level; /* 0x11, RAID level */
456     /* 0x12, shift-count to get stripe size (0=512, 1=1K, 7=64K, etc.) */
457     U8      stripeShift;
458     U8      rowSize; /* 0x13, number of disks in a row */
459     /* 0x14, number of data disks in a row */
460     U8      rowDataSize;
461     U8      writeMode; /* 0x15, WRITE_THROUGH or WRITE_BACK */

462     /* 0x16, To differentiate between RAID1 and RAID1E */
463     U8      PRL;

464     U8      SRL; /* 0x17 */
465     U16     targetId; /* 0x18, ld Target Id. */

466     /* 0x1a, state of ld, state corresponds to MR_LD_STATE */
467     U8      ldState;

468     /* 0x1b, Pre calculate region type requests based on MFC etc.. */
469     U8      regTypeReqOnWrite;

470     U8      modFactor; /* 0x1c, same as rowSize */
471     /*
472     * 0x1d, region lock type used for read, valid only if
473     * regTypeOnReadIsValid=1
474     */
475     U8      regTypeReqOnRead;
476     U8      regTypeReqOnRead; /* 0x1d, region lock type used f
477     U16     seqNum; /* 0x1e, LD sequence number */

478     struct {
479         /* This LD requires sync command before completing */
480         U32      ldSyncRequired:1;
481         U32      reserved:31;

```

new/./fusion.h

2

```
489     } flags; /* 0x20 */
490     U8      reserved3[0x5C]; /* 0x24 */
491 } MR_LD_RAID; /* 0x80, Total Size */
unchanged_portion_omitted
```

```
503 typedef struct _MR_FW_RAID_MAP {
504     /* total size of this structure, including this field */
505     U32      totalSize;
506     union { /* Simple method of version checking variables */
507         struct {
508             U32      maxLd;
509             U32      maxSpanDepth;
510             U32      maxRowSize;
511             U32      maxPdCount;
512             U32      maxArrays;
513         } validationInfo;
514         U32      version[5];
515         U32      reserved1[5];
516     } u1;

517     U32      ldCount; /* count of lds */
518     U32      Reserved1;

519     /*
520     * 0x20 This doesn't correspond to
521     * 0x20 This doesn't correspond to
522     * FW Ld Tgt Id to LD, but will purge. For example: if tgt Id is 4
523     * and FW LD is 2, and there is only one LD, FW will populate the
524     * array like this. [0xFF, 0xFF, 0xFF, 0xFF, 0x0.....]. This is to
525     * help reduce the entire structure size if there are few LDs or
526     * help reduce the entire structure size if there are few LDs or
527     * driver is looking info for 1 LD only.
528     */
529     U8      ldTgtIdToLd[MAX_RAIDMAP_LOGICAL_DRIVES+ \
530         MAX_RAIDMAP_VIEWS]; /* 0x20 */
531     /* timeout value used by driver in FP I/Os */
532     U8      fpPdIoTimeoutSec;
533     U8      reserved2[7];
534     MR_ARRAY_INFO arMapInfo[MAX_RAIDMAP_ARRAYS]; /* 0x00a8 */
535     MR_DEV_HANDLE_INFO devHndlInfo[MAX_RAIDMAP_PHYSICAL_DEVICES];

536     /* 0x28a8-[0 -MAX_RAIDMAP_LOGICAL_DRIVES+MAX_RAIDMAP_VIEWS+1]; */
537     MR_LD_SPAN_MAP ldSpanMap[1];
538 }MR_FW_RAID_MAP; /* 0x3288, Total Size */
unchanged_portion_omitted
```

new/./ld_pd_map.c

1

```
*****
13182 Tue Nov  6 14:29:38 2012
new/./ld_pd_map.c
*****
1 /*
2  *
3  *
4  * ld_pd_map.c
5  *
6  * Solaris MegaRAID device driver for SAS2.0 controllers
7  * Copyright (c) 2008-2012, LSI Logic Corporation.
8  * All rights reserved.
9  *
10 * Version:
11 * Author:
12 *           Swaminathan K S
13 *           Arun Chandrashekhar
14 *           Manju R
15 *           Rasheed
16 *           Shakeel Bukhari
17 *
18 *
19 * This module contains functions for device drivers
20 * to get pd-ld mapping information.
21 *
22 * *****
23 */

25 #include <sys/scsi/scsi.h>
26 #include "mr_sas.h"
27 #include "ld_pd_map.h"
27 #include "mr_sas.h"

29 /*
30  * This function will check if FAST IO is possible on this logical drive
31  * by checking the EVENT information available in the driver
32  * by checking the EVENT information available in the driver
33  */
34 #define MR_LD_STATE_OPTIMAL 3
34 #define ABS_DIFF(a, b)  (((a) > (b)) ? ((a) - (b)) : ((b) - (a)))
34 #define ABS_DIFF(a,b)  ( ((a) > (b)) ? ((a) - (b)) : ((b) - (a)) )

36 static void mr_update_load_balance_params(MR_FW_RAID_MAP_ALL *,
37     PLD_LOAD_BALANCE_INFO);
36 void
37 mr_update_load_balance_params(MR_FW_RAID_MAP_ALL *map, PLD_LOAD_BALANCE_INFO lbi

39 U8
40 MR_BuildRaidContext(struct mrsas_instance *, struct IO_REQUEST_INFO *,
41     MPI2_SCSI_IO_VENDOR_UNIQUE *, MR_FW_RAID_MAP_ALL *);

39 #define FALSE 0
40 #define TRUE 1

42 typedef U64     REGION_KEY;
43 typedef U32     REGION_LEN;
44 extern int      debug_level_g;

47 MR_LD_RAID
48 *MR_LdRaidGet(U32 ld, MR_FW_RAID_MAP_ALL *map)
49 {
50     return (&map->raidMap.ldSpanMap[ld].ldRaid.targetId);
51 }

53 U16
```

new/./ld_pd_map.c

2

```
54 MR_GetLdTgtId(U32 ld, MR_FW_RAID_MAP_ALL *map)
57 U16 MR_GetLdTgtId
58 (U32 ld, MR_FW_RAID_MAP_ALL *map)
55 {
56     return (map->raidMap.ldSpanMap[ld].ldRaid.targetId);
57 }

60 static MR_SPAN_BLOCK_INFO *
61 MR_LdSpanInfoGet(U32 ld, MR_FW_RAID_MAP_ALL *map)
64 static MR_SPAN_BLOCK_INFO *MR_LdSpanInfoGet(U32 ld, MR_FW_RAID_MAP_ALL *map)
62 {
63     return (&map->raidMap.ldSpanMap[ld].spanBlock[0]);
64 }

66 static U8
67 MR_LdDataArmGet(U32 ld, U32 armIdx, MR_FW_RAID_MAP_ALL *map)
69 static U8 MR_LdDataArmGet(U32 ld, U32 armIdx, MR_FW_RAID_MAP_ALL *map)
68 {
69     return (map->raidMap.ldSpanMap[ld].dataArmMap[armIdx]);
70 }

72 static U16
73 MR_ArPdGet(U32 ar, U32 arm, MR_FW_RAID_MAP_ALL *map)
74 static U16 MR_ArPdGet(U32 ar, U32 arm, MR_FW_RAID_MAP_ALL *map)
74 {
75     return (map->raidMap.arMapInfo[ar].pd[arm]);
76 }

78 static U16
79 MR_LdSpanArrayGet(U32 ld, U32 span, MR_FW_RAID_MAP_ALL *map)
79 static U16 MR_LdSpanArrayGet(U32 ld, U32 span, MR_FW_RAID_MAP_ALL *map)
80 {
81     return (map->raidMap.ldSpanMap[ld].spanBlock[span].span.arrayRef);
82 }

84 static U16
85 MR_PdDevHandleGet(U32 pd, MR_FW_RAID_MAP_ALL *map)
84 static U16 MR_PdDevHandleGet(U32 pd, MR_FW_RAID_MAP_ALL *map)
86 {
87     return (map->raidMap.devHndlInfo[pd].curDevHdl);
88 }

90 U16
91 MR_TargetIdToLdGet(U32 ldTgtId, MR_FW_RAID_MAP_ALL *map)
89 U16 MR_TargetIdToLdGet(U32 ldTgtId, MR_FW_RAID_MAP_ALL *map)
92 {
93     return (map->raidMap.ldTgtIdToLd[ldTgtId]);
94 }

96 U16
97 MR_CheckDIF(U32 ldTgtId, MR_FW_RAID_MAP_ALL *map)
94 U16 MR_CheckDIF(U32 ldTgtId, MR_FW_RAID_MAP_ALL *map)
98 {
96     MR_FW_RAID_MAP *pFwRaidMap = &map->raidMap;
99     MR_LD_RAID *raid;
100     U32 ld;

102     ld = MR_TargetIdToLdGet(ldTgtId, map);

104     if (ld >= MAX_LOGICAL_DRIVES) {
105         return (FALSE);
106     }

108     raid = MR_LdRaidGet(ld, map);
```

new/./ld_pd_map.c

3

```

110     return (raid->capability.ldPiMode == 0x8);
111 }

113 static MR_LD_SPAN *
114 MR_LdSpanPtrGet(U32 ld, U32 span, MR_FW_RAID_MAP_ALL *map)
115 {
116     return (&map->raidMap.ldSpanMap[ld].spanBlock[span].span);
117 }

119 /*
120  * This function will validate Map info data provided by FW
121  */
122 U8
123 MR_ValidateMapInfo(MR_FW_RAID_MAP_ALL *map, PLD_LOAD_BALANCE_INFO lbInfo)
124 {
125     MR_FW_RAID_MAP *pFwRaidMap = &map->raidMap;
126     U32 fwsz = sizeof (MR_FW_RAID_MAP) - sizeof (MR_LD_SPAN_MAP) +
127         (sizeof (MR_LD_SPAN_MAP) * pFwRaidMap->ldCount);

129     if (pFwRaidMap->totalSize != fwsz) {

131         con_log(CL_ANN1, (CE_NOTE,
132             "map info structure size 0x%x is "
133             "not matching with ld count\n", fwsz));
134         /* sizeof (foo) returns size_t, which is *LONG*. */
135         if (pFwRaidMap->totalSize !=
136             (sizeof (MR_FW_RAID_MAP) - sizeof (MR_LD_SPAN_MAP) +
137             (sizeof (MR_LD_SPAN_MAP) * pFwRaidMap->ldCount))) {

138             con_log(CL_ANN1, (CE_NOTE, \
139                 "map info structure size 0x%x\
140                 is not matching with ld count\n", \
141                 (sizeof (MR_FW_RAID_MAP) - sizeof (MR_LD_SPAN_MAP)) + \
142                 (sizeof (MR_LD_SPAN_MAP) * pFwRaidMap->ldCount)));

143             con_log(CL_ANN1, (CE_NOTE, "span map 0x%x total size 0x%x\n", \
144                 (int)sizeof (MR_LD_SPAN_MAP), pFwRaidMap->totalSize));
145             sizeof (MR_LD_SPAN_MAP), pFwRaidMap->totalSize));

146             return (0);
147         }

148     }

149     mr_update_load_balance_params(map, lbInfo);

150     return (1);
151 }

152 U32
153 MR_GetSpanBlock(U32 ld, U64 row, U64 *span_blk, MR_FW_RAID_MAP_ALL *map,
154     int *div_error)
155 {
156     MR_GetSpanBlock(U32 ld, U64 row, U64 *span_blk, MR_FW_RAID_MAP_ALL *map, int *di
157 {
158     MR_SPAN_BLOCK_INFO *pSpanBlock = MR_LdSpanInfoGet(ld, map);
159     MR_QUAD_ELEMENT *qe;
160     MR_QUAD_ELEMENT *quad;
161     MR_LD_RAID *raid = MR_LdRaidGet(ld, map);
162     U32 span, j;

163     for (span = 0; span < raid->spanDepth; span++, pSpanBlock++) {
164         for (j = 0; j < pSpanBlock->block_span_info.noElements; j++) {
165             qe = &pSpanBlock->block_span_info.quads[j];
166             if (qe->diff == 0) {
167                 *div_error = 1;
168                 quad = &pSpanBlock->block_span_info.quad[j];

```

new/./ld_pd_map.c

4

```

156     if(quad->diff == 0) {
157         *div_error=1;
158         return (span);
159     }
160     if (qe->logStart <= row && row <= qe->logEnd &&
161         (((row - qe->logStart) % qe->diff) == 0) {
162         if (quad->logStart <= row &&
163             row <= quad->logEnd &&
164             (((row-quad->logStart) % quad->diff) == 0) {
165             if (span_blk != NULL) {
166                 U64 blk;
167                 blk = ((row - qe->logStart) /
168                     (qe->diff));
169                 blk = ((row-quad->logStart) /
170                     (quad->diff));

171                 blk = (blk + qe->offsetInSpan) <<
172                     raid->stripeShift;
173                 blk = (blk + quad->offsetInSpan) << raid
174                     *span_blk = blk;

175                 return (span);
176             }
177         }
178     }

179     return (span);
180 }

181 /*
182  * *****
183  *
184  * This routine calculates the arm, span and block for
185  * the specified stripe and reference in stripe.
186  *
187  * Inputs :
188  *
189  *   ld      - Logical drive number
190  *   stripRow - Stripe number
191  *   stripRef - Reference in stripe
192  *
193  * Outputs :
194  *
195  *   span    - Span number
196  *   block    - Absolute Block number in the physical disk
197  */
198 U8
199 MR_GetPhyParams(struct mrsas_instance *instance, U32 ld, U64 stripRow,
200     U16 stripRef, U64 *pdBlock, U16 *pDevHandle,
201     MPI2_SCSI_IO_VENDOR_UNIQUE *pRAID_Context, MR_FW_RAID_MAP_ALL *map)
202 {
203     MR_GetPhyParams(struct mrsas_instance *instance, U32 ld, U64 stripRow, U16 strip
204     U64 *pdBlock, U16 *pDevHandle, MPI2_SCSI_IO_VENDOR_UNIQUE *pRAID_Context,
205     MR_FW_RAID_MAP_ALL *map)
206 {
207     MR_LD_RAID *raid = MR_LdRaidGet(ld, map);
208     U32 pd, arRef;
209     U8 physArm, span;
210     U64 row;
211     int error_code = 0;
212     int error_code=0;
213     U8 retval = TRUE;
214     U32 rowMod;
215     U32 armQ;
216     U32 arm;

217     ASSERT(raid->rowDataSize != 0);

```

```

215     row = (stripRow / raid->rowDataSize);
217     if (raid->level == 6) {
218         U32 logArm = (stripRow % (raid->rowDataSize));
220         if (raid->rowSize == 0) {
221             return (FALSE);
222         }
223         rowMod = (row % (raid->rowSize));
224         armQ = raid->rowSize-1-rowMod;
225         arm = armQ + 1 + logArm;
226         arm = armQ+1+logArm;
227         if (arm >= raid->rowSize)
228             arm -= raid->rowSize;
229         physArm = (U8)arm;
230     } else {
231         if (raid->modFactor == 0)
232             return (FALSE);
233         physArm = MR_LdDataArmGet(ld,
234             (stripRow % (raid->modFactor)), map);
235     }
236     if (raid->spanDepth == 1) {
237         span = 0;
238         *pdBlock = row << raid->stripeShift;
239     } else
240         span = (U8)MR_GetSpanBlock(ld, row, pdBlock, map, &error_code);
241
242     if (error_code == 1)
243         return (FALSE);
244     return FALSE;
245
246     /* Get the array on which this span is present. */
247     // Get the array on which this span is present.
248     arRef = MR_LdSpanArrayGet(ld, span, map);
249     /* Get the Pd. */
250     // Get the Pd.
251     pd = MR_ArPdGet(arRef, physArm, map);
252     /* Get dev handle from Pd. */
253     // Get dev handle from Pd.
254     if (pd != MR_PD_INVALID) {
255         *pDevHandle = MR_PdDevHandleGet(pd, map);
256     } else {
257         *pDevHandle = MR_PD_INVALID; /* set dev handle as invalid. */
258         if ((raid->level >= 5) &&
259             else {
260                 *pDevHandle = MR_PD_INVALID; // set dev handle as invalid.
261                 if ( (raid->level >= 5) &&
262                     ((instance->device_id != PCI_DEVICE_ID_LSI_INVADER) ||
263                     (instance->device_id == PCI_DEVICE_ID_LSI_INVADER &&
264                     raid->regTypeReqOnRead != REGION_TYPE_UNUSED))) {
265                         raid->regTypeReqOnRead != REGION_TYPE_UNUSED)) )
266                             pRAID_Context->regLockFlags = REGION_TYPE_EXCLUSIVE;
267                     } else if (raid->level == 1) {
268                         /* Get Alternate Pd. */
269                         pd = MR_ArPdGet(arRef, physArm + 1, map);
270                         /* Get dev handle from Pd. */
271                         else if (raid->level == 1) {
272                             pd = MR_ArPdGet(arRef, physArm + 1, map); // Get Alternate P
273                             if (pd != MR_PD_INVALID)
274                                 *pDevHandle = MR_PdDevHandleGet(pd, map);
275                             *pDevHandle = MR_PdDevHandleGet(pd, map); // Get dev
276                         }
277                     }
278                 }
279             }
280         }

```

```

267     *pdBlock += stripRef + MR_LdSpanPtrGet(ld, span, map)->startBlk;
269     pRAID_Context->spanArm = (span << RAID_CTX_SPANARM_SPAN_SHIFT) |
270         physArm;
271     pRAID_Context->spanArm = (span << RAID_CTX_SPANARM_SPAN_SHIFT) | physArm
272
273     return (retval);
274     return retval;
275 }
276
277 /*
278 * *****
279 * MR_BuildRaidContext function
280 * This function will initiate command processing. The start/end row and strip
281 * information is calculated then the lock is acquired.
282 * This function will return 0 if region lock
283 * was acquired OR return num strips ???
284 */
285
286 U8
287 MR_BuildRaidContext(struct mrsas_instance *instance,
288     struct IO_REQUEST_INFO *io_info, MPI2_SCSI_IO_VENDOR_UNIQUE *pRAID_Context,
289     MR_FW_RAID_MAP_ALL *map)
290 MR_BuildRaidContext(struct mrsas_instance *instance, struct IO_REQUEST_INFO *io_
291 MPI2_SCSI_IO_VENDOR_UNIQUE *pRAID_Context, MR_FW_RAID_MAP_ALL *map)
292 {
293     MR_LD_RAID *raid;
294     U32 ld, stripSize, stripe_mask;
295     U64 endLba, endStrip, endRow;
296     U64 start_row, start_strip;
297     REGION_KEY regStart;
298     REGION_LEN regSize;
299     U8 num_strips, numRows;
300     U16 ref_in_start_stripe;
301     U16 ref_in_end_stripe;
302
303     U64 ldStartBlock;
304     U32 numBlocks, ldTgtId;
305     U8 isRead;
306     U8 retval = 0;
307
308     ldStartBlock = io_info->ldStartBlock;
309     numBlocks = io_info->numBlocks;
310     ldTgtId = io_info->ldTgtId;
311     isRead = io_info->isRead;
312
313     if (map == NULL) {
314         if ( map == NULL ) {
315             io_info->fp0kForIo = FALSE;
316             return (FALSE);
317         }
318     }
319
320     ld = MR_TargetIdToLdGet(ldTgtId, map);
321
322     if (ld >= MAX_LOGICAL_DRIVES) {
323         io_info->fp0kForIo = FALSE;
324         return (FALSE);
325     }
326
327     raid = MR_LdRaidGet(ld, map);

```

```
new/./ld_pd_map.c
```

```

386
387
388         if (numRows > 2) {
389             regSize += (numRows - 2) << raid->stripeShift;
390             regSize += (numRows-2) << raid->stripeShift;
391         }
392
393         if (endStrip == endRow * raid->rowDataSize) {
394             regSize += ref_in_end_stripe + 1;
395             if (endStrip == endRow*raid->rowDataSize) {
396                 regSize += ref_in_end_stripe+1;
397             } else {
398                 regSize += stripSize;
399             }
400         }
401
402         pRAID_Context->timeoutValue = map->raidMap.fpPdIoTimeoutSec;
403
404         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
405             pRAID_Context->regLockFlags = (isRead) ?
406                 raid->regTypeReqOnRead : raid->regTypeReqOnWrite;
407         } else {
408             pRAID_Context->regLockFlags = (isRead) ?
409                 REGION_TYPE_SHARED_READ : raid->regTypeReqOnWrite;
410         }
411         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER)
412             pRAID_Context->regLockFlags =
413                 (isRead)? raid->regTypeReqOnRead : raid->regTypeReqOnWrite;
414         else
415             pRAID_Context->regLockFlags =
416                 (isRead) ? REGION_TYPE_SHARED_READ : raid->regTypeReqOnWrite;
417
418         pRAID_Context->ldTargetId = raid->targetId;
419         pRAID_Context->regLockRowLBA = regStart;
420         pRAID_Context->regLockLength = regSize;
421         pRAID_Context->configSeqNum = raid->seqNum;
422
423         /*
424          * Get Phy Params only if FP capable,
425          * or else leave it to MR firmware to do the calculation.
426          */
427         if (io_info->fpOkForIo) {
428             /* if fast path possible then get the physical parameters */
429             retval = MR_GetPhyParams(instance, ld, start_stripe,
430                 ref_in_start_stripe, &io_info->pdBlock,
431                 &io_info->devHandle, pRAID_Context, map);
432             retval = MR_GetPhyParams(instance, ld, start_stripe, ref_in_start_stripe,
433                 &io_info->pdBlock, &io_info->devHandle,
434                 pRAID_Context, map);
435
436             /* If IO on an invalid Pd, then FP is not possible. */
437             if (io_info->devHandle == MR_PD_INVALID)
438                 if (io_info->devHandle == MR_PD_INVALID) // If IO on an invalid
439                     io_info->fpOkForIo = FALSE;
440
441             return (retval);
442         }
443         return retval;
444     } else if (isRead) {
445         uint_t stripIdx;
446
447         for (stripIdx = 0; stripIdx < num_strips; stripIdx++) {
448             if (!MR_GetPhyParams(instance, ld,
449                 start_stripe + stripIdx, ref_in_start_stripe,
450                 &io_info->pdBlock, &io_info->devHandle,
451                 pRAID_Context, map)) {
452

```

```

438         return (TRUE);
439     }
440 }
441 }
442 return (TRUE);
443 }

446 void
447 mr_update_load_balance_params(MR_FW_RAID_MAP_ALL *map,
448     PLD_LOAD_BALANCE_INFO lbInfo)
449 {
450     int ldCount;
451     U16 ld;
452     MR_LD_RAID *raid;

454     for (ldCount = 0; ldCount < MAX_LOGICAL_DRIVES; ldCount++) {
455         for (ldCount = 0; ldCount < MAX_LOGICAL_DRIVES; ldCount++) {
456             ld = MR_TargetIdToLdGet(ldCount, map);

457             if (ld >= MAX_LOGICAL_DRIVES) {
458                 con_log(CL_ANN1,
459                     (CE_NOTE, "mrsas: ld=%d Invalid ld \n", ld));
460                 con_log(CL_ANN1, (CE_NOTE,
461                     "mrsas: ld=%d Invalid ld \n", ld));
462                 continue;
463             }

464             raid = MR_LdRaidGet(ld, map);

465             /* Two drive Optimal RAID 1 */
466             if ((raid->level == 1) && (raid->rowSize == 2) &&
467                 (raid->spanDepth == 1) &&
468                 (raid->ldState == MR_LD_STATE_OPTIMAL)) {
469                 if ((raid->level == 1) && (raid->rowSize == 2) && (raid->spanD
470                     && raid->ldState == MR_LD_STATE_OPTIMAL)) {
471                     U32 pd, arRef;

472                     lbInfo[ldCount].loadBalanceFlag = 1;
473                     //U8 physArm = 0;

474                     /* Get the array on which this span is present. */
475                     arRef = MR_LdSpanArrayGet(ld, 0, map);
476                     arRef = MR_LdSpanArrayGet(ld, 0, map); // Get the arr

477                     pd = MR_ArPdGet(arRef, 0, map); /* Get the Pd. */
478                     /* Get dev handle from Pd. */
479                     lbInfo[ldCount].raid1DevHandle[0] =
480                         MR_PdDevHandleGet(pd, map);
481                     pd = MR_ArPdGet(arRef, 0, map); // Get the Pd.
482                     lbInfo[ldCount].raid1DevHandle[0] = MR_PdDevHandleGet(pd

483                     pd = MR_ArPdGet(arRef, 1, map); /* Get the Pd. */
484                     /* Get dev handle from Pd. */
485                     lbInfo[ldCount].raid1DevHandle[1] =
486                         MR_PdDevHandleGet(pd, map);
487                     con_log(CL_ANN1, (CE_NOTE,
488                         pd = MR_ArPdGet(arRef, 1, map); // Get the Pd.
489                         lbInfo[ldCount].raid1DevHandle[1] = MR_PdDevHandleGet(pd

```

```

465         con_log(CL_ANN1, (CE_NOTE, \
466             "mrsas: ld=%d load balancing enabled \n", ldCount));
467     } else {
468         lbInfo[ldCount].loadBalanceFlag = 0;
469     }
470 }
471 }

494 U8
495 megasas_get_best_arm(PLD_LOAD_BALANCE_INFO lbInfo, U8 arm, U64 block,
496     U32 count)
497 {
498     U16 pend0, pend1;
499     U64 diff0, diff1;
500     U8 bestArm;

502     /* get the pending cmds for the data and mirror arms */
503     pend0 = lbInfo->scsi_pending_cmds[0];
504     pend1 = lbInfo->scsi_pending_cmds[1];

506     /* Determine the disk whose head is nearer to the req. block */
507     diff0 = ABS_DIFF(block, lbInfo->last_accessed_block[0]);
508     diff1 = ABS_DIFF(block, lbInfo->last_accessed_block[1]);
509     bestArm = (diff0 <= diff1 ? 0 : 1);

511     if ((bestArm == arm && pend0 > pend1 + 16) ||
512         (bestArm != arm && pend1 > pend0 + 16)) {
513         if ((bestArm == arm && pend0 > pend1 + 16) || (bestArm != arm && pend1 > pe
514             bestArm ^= 1;
515     }

516     /* Update the last accessed block on the correct pd */
517     lbInfo->last_accessed_block[bestArm] = block + count - 1;
518     return (bestArm);
519     return bestArm;
520 }

521 U16
522 get_updated_dev_handle(PLD_LOAD_BALANCE_INFO lbInfo,
523     struct IO_REQUEST_INFO *io_info)
524 {
525     U8 arm, old_arm;
526     U16 devHandle;

528     old_arm = lbInfo->raid1DevHandle[0] == io_info->devHandle ? 0 : 1;

530     /* get best new arm */
531     arm = megasas_get_best_arm(lbInfo, old_arm, io_info->ldStartBlock,
532         io_info->numBlocks);
533     arm = megasas_get_best_arm(lbInfo, old_arm, io_info->ldStartBlock, io_i

534     devHandle = lbInfo->raid1DevHandle[arm];

536     lbInfo->scsi_pending_cmds[arm]++;

538     return (devHandle);
539     return devHandle;
540 }

541 }
542 }
543 }
544 }
545 }
546 }
547 }
548 }
549 }
550 }
551 }
552 }
553 }
554 }
555 }
556 }
557 }
558 }
559 }
560 }
561 }
562 }
563 }
564 }
565 }
566 }
567 }
568 }
569 }
570 }
571 }
572 }
573 }
574 }
575 }
576 }
577 }
578 }
579 }
580 }
581 }
582 }
583 }
584 }
585 }
586 }
587 }
588 }
589 }
590 }
591 }
592 }
593 }
594 }
595 }
596 }
597 }
598 }
599 }
600 }
601 }
602 }
603 }
604 }
605 }
606 }
607 }
608 }
609 }
610 }
611 }
612 }
613 }
614 }
615 }
616 }
617 }
618 }
619 }
620 }
621 }
622 }
623 }
624 }
625 }
626 }
627 }
628 }
629 }
630 }
631 }
632 }
633 }
634 }
635 }
636 }
637 }
638 }
639 }
640 }
641 }
642 }
643 }
644 }
645 }
646 }
647 }
648 }
649 }
650 }
651 }
652 }
653 }
654 }
655 }
656 }
657 }
658 }
659 }
660 }
661 }
662 }
663 }
664 }
665 }
666 }
667 }
668 }
669 }
670 }
671 }
672 }
673 }
674 }
675 }
676 }
677 }
678 }
679 }
680 }
681 }
682 }
683 }
684 }
685 }
686 }
687 }
688 }
689 }
690 }
691 }
692 }
693 }
694 }
695 }
696 }
697 }
698 }
699 }
700 }
701 }
702 }
703 }
704 }
705 }
706 }
707 }
708 }
709 }
710 }
711 }
712 }
713 }
714 }
715 }
716 }
717 }
718 }
719 }
720 }
721 }
722 }
723 }
724 }
725 }
726 }
727 }
728 }
729 }
730 }
731 }
732 }
733 }
734 }
735 }
736 }
737 }
738 }
739 }
740 }
741 }
742 }
743 }
744 }
745 }
746 }
747 }
748 }
749 }
750 }
751 }
752 }
753 }
754 }
755 }
756 }
757 }
758 }
759 }
760 }
761 }
762 }
763 }
764 }
765 }
766 }
767 }
768 }
769 }
770 }
771 }
772 }
773 }
774 }
775 }
776 }
777 }
778 }
779 }
780 }
781 }
782 }
783 }
784 }
785 }
786 }
787 }
788 }
789 }
790 }
791 }
792 }
793 }
794 }
795 }
796 }
797 }
798 }
799 }
800 }
801 }
802 }
803 }
804 }
805 }
806 }
807 }
808 }
809 }
810 }
811 }
812 }
813 }
814 }
815 }
816 }
817 }
818 }
819 }
820 }
821 }
822 }
823 }
824 }
825 }
826 }
827 }
828 }
829 }
830 }
831 }
832 }
833 }
834 }
835 }
836 }
837 }
838 }
839 }
840 }
841 }
842 }
843 }
844 }
845 }
846 }
847 }
848 }
849 }
850 }
851 }
852 }
853 }
854 }
855 }
856 }
857 }
858 }
859 }
860 }
861 }
862 }
863 }
864 }
865 }
866 }
867 }
868 }
869 }
870 }
871 }
872 }
873 }
874 }
875 }
876 }
877 }
878 }
879 }
880 }
881 }
882 }
883 }
884 }
885 }
886 }
887 }
888 }
889 }
890 }
891 }
892 }
893 }
894 }
895 }
896 }
897 }
898 }
899 }
900 }
901 }
902 }
903 }
904 }
905 }
906 }
907 }
908 }
909 }
910 }
911 }
912 }
913 }
914 }
915 }
916 }
917 }
918 }
919 }
920 }
921 }
922 }
923 }
924 }
925 }
926 }
927 }
928 }
929 }
930 }
931 }
932 }
933 }
934 }
935 }
936 }
937 }
938 }
939 }
940 }
941 }
942 }
943 }
944 }
945 }
946 }
947 }
948 }
949 }
950 }
951 }
952 }
953 }
954 }
955 }
956 }
957 }
958 }
959 }
960 }
961 }
962 }
963 }
964 }
965 }
966 }
967 }
968 }
969 }
970 }
971 }
972 }
973 }
974 }
975 }
976 }
977 }
978 }
979 }
980 }
981 }
982 }
983 }
984 }
985 }
986 }
987 }
988 }
989 }
990 }
991 }
992 }
993 }
994 }
995 }
996 }
997 }
998 }
999 }
1000 }

```

unchanged_portion_omitted

new/./ld_pd_map.h

1

6952 Tue Nov 6 14:29:38 2012

new/./ld_pd_map.h

```
1 /*
2  * ld_pd_map.h
3  *
4  * Solaris MegaRAID device driver for SAS2.0 controllers
5  * Copyright (c) 2008-2012, LSI Logic Corporation.
6  * All rights reserved.
7  *
8  * Version:
9  * Author:
10 *
11 *          Swaminathan K S
12 *          Arun Chandrashekhar
13 *          Manju R
14 *          Rasheed
15 *          Shakeel Bukhari
16 */
```

```
17 #ifndef _LD_PD_MAP
18 #define _LD_PD_MAP
19 #ifndef INCLUDE_LD_PD_MAP
20 #define INCLUDE_LD_PD_MAP
21 #include <sys/scsi/scsi.h>
22 #include "fusion.h"
```

```
23 struct mrsas_instance; /* This will be defined in mr_sas.h */
```

```
24 /* raid->write_mode; raid->read_ahead; dcmd->state */
25 /* Write through */
26 #define WRITE_THROUGH 0
27 /* Delayed Write */
28 #define WRITE_BACK 1
```

```
30 /* SCSI CDB definitions */
31 #define READ_6 0x08
32 #define READ_16 0x88
33 #define READ_10 0x28
34 #define READ_12 0xA8
35 #define WRITE_16 0x8A
36 #define WRITE_10 0x2A
```

```
38 /* maximum disks per array */
39 // maximum disks per array
40 #define MAX_ROW_SIZE 32
41 /* maximum spans per logical drive */
42 // maximum spans per logical drive
43 #define MAX_SPAN_DEPTH 8
44 #define MEGASAS_LOAD_BALANCE_FLAG 0x1
45 #define MR_DEFAULT_IO_TIMEOUT 20
```

```
46 union desc_value {
47     U64 word;
48     struct {
49         U32 low;
50         U32 high;
51     } u1;
52 };
```

unchanged_portion_omitted

```
69 /*
70 * Raid Context structure which describes MegaRAID specific IO Parameters
71 * Raid Context structure which describes MegaRAID specific IO Parameters
72 * This resides at offset 0x60 where the SGL normally starts in MPT IO Frames
```

new/./ld_pd_map.h

2

```
72 */
73 typedef struct _MPI2_SCSI_IO_VENDOR_UNIQUE {
74     U8 nsegType; /* 0x00 nseg[7:4], Type[3:0] */
75     U8 resvd0; /* 0x01 */
76     U8 nsegType; /* 0x02 - 0x03 */
77     U8 resvd0; /* 0x04 */
78     U8 reservedForHw1; /* 0x05 */
79     U16 ldTargetId; /* 0x06 - 0x07 */
80     U64 regLockRowLBA; /* 0x08 - 0x0F */
81     U32 regLockLength; /* 0x10 - 0x13 */
82     U16 nextLMIId; /* 0x14 - 0x15 */
83     U8 extStatus; /* 0x16 */
84     U8 status; /* 0x17 status */
85     U8 RAIDFlags; /* 0x18 resvd[7:6], ioSubType[5:4], */
86     /* resvd[3:1], preferredCpu[0] */
87     U8 numSGE; /* 0x19 numSge; not including chain entries */
88     U8 RAIDFlags; /* 0x18 resvd[7:6], ioSubType[5:4], resvd[3:1], */
89     U8 numSGE; /* 0x19 numSge; not including chain entries */
90     U16 configSeqNum; /* 0x1A - 0x1B */
91     U8 spanArm; /* 0x1C span[7:5], arm[4:0] */
92     U8 resvd2[3]; /* 0x1D - 0x1F */
93 } MPI2_SCSI_IO_VENDOR_UNIQUE, MPI25_SCSI_IO_VENDOR_UNIQUE;
```

unchanged_portion_omitted
139 Mpi2RaidSCSIIORequest_t, MPI2_POINTER pMpi2RaidSCSIIORequest_t;

```
141 /*
142 * define region lock types
143 */
144 typedef enum _REGION_TYPE {
145     REGION_TYPE_UNUSED = 0, /* lock is currently not active */
146     REGION_TYPE_SHARED_READ = 1, /* shared lock (for reads) */
147     REGION_TYPE_UNUSED = 0, /* lock is currently not active */
148     REGION_TYPE_SHARED_READ = 1, /* shared lock (for reads) */
149     REGION_TYPE_SHARED_WRITE = 2,
150     REGION_TYPE_EXCLUSIVE = 3, /* exclusive lock (for writes) */
151     REGION_TYPE_EXCLUSIVE = 3, /* exclusive lock (for writes) */
152 } REGION_TYPE;
```

```
152 #define DM_PATH_MAXPATH 2
153 #define DM_PATH_FIRSTPATH 0
154 #define DM_PATH_SECONDPATH 1
```

```
156 /* declare valid Region locking values */
157 // declare valid Region locking values
158 typedef enum _REGION_LOCK {
159     REGION_LOCK_BYPASS = 0,
160     /* for RAID 6 single-drive failure */
161     // for RAID 6 single-drive failure
162     REGION_LOCK_UNCOND_SHARED_READ = 1,
163     REGION_LOCK_UNCOND_SHARED_WRITE = 2,
164     REGION_LOCK_UNCOND_SHARED_OTHER = 3,
165     REGION_LOCK_UNCOND_SHARED_EXCLUSIVE = 0xFF
166 } REGION_LOCK;
```

unchanged_portion_omitted

```
223 #pragma pack()
```

```
225 enum {
226     MRSAS_SCSI_VARIABLE_LENGTH_CMD = 0x7F,
227     MRSAS_SCSI_SERVICE_ACTION_READ32 = 0x9,
228     MRSAS_SCSI_SERVICE_ACTION_WRITE32 = 0xB,
229     MRSAS_SCSI_ADDL_CDB_LEN = 0x18,
230     MRSAS_RD_WR_PROTECT = 0x20,
```

new/./ld_pd_map.h

3

```
231      MRSAS_EEDPBLOCKSIZE          = 512
228      MRSAS_EEDPBLOCKSIZE          = 512,
232 };

235 #define IEEE_SGE_FLAGS_ADDR_MASK    (0x03)
236 #define IEEE_SGE_FLAGS_SYSTEM_ADDR (0x00)
237 #define IEEE_SGE_FLAGS_IOCDDR_ADDR  (0x01)
238 #define IEEE_SGE_FLAGS_IOCPLB_ADDR  (0x02)
239 #define IEEE_SGE_FLAGS_IOCPLBNTA_ADDR (0x03)
240 #define IEEE_SGE_FLAGS_CHAIN_ELEMENT (0x80)
241 #define IEEE_SGE_FLAGS_END_OF_LIST   (0x40)

244 U8 MR_ValidateMapInfo(MR_FW_RAID_MAP_ALL *map, PLD_LOAD_BALANCE_INFO lbInfo);
245 U16 MR_CheckDIF(U32, MR_FW_RAID_MAP_ALL *);
246 U8 MR_BuildRaidContext(struct mrsas_instance *, struct IO_REQUEST_INFO *,
247     MPI2_SCSI_IO_VENDOR_UNIQUE *, MR_FW_RAID_MAP_ALL *);

249 #endif /* LD_PD_MAP */
243 #endif // INCLUDE_LD_PD_MAP
```

new/./mr_sas.c

1

```
*****
220825 Tue Nov 6 14:29:38 2012
new/./mr_sas.c
*****
1 /*
2  * mr_sas.c: source for mr_sas driver
3  *
4  * Solaris MegaRAID device driver for SAS2.0 controllers
5  * Copyright (c) 2008-2012, LSI Logic Corporation.
6  * All rights reserved.
7  *
8  * Version:
9  * Author:
10 *           Swaminathan K S
11 *           Arun Chandrashekhar
12 *           Manju R
13 *           Rasheed
14 *           Shakeel Bukhari
15 *
16 * Redistribution and use in source and binary forms, with or without
17 * modification, are permitted provided that the following conditions are met:
18 *
19 * 1. Redistributions of source code must retain the above copyright notice,
20 *   this list of conditions and the following disclaimer.
21 *
22 * 2. Redistributions in binary form must reproduce the above copyright notice,
23 *   this list of conditions and the following disclaimer in the documentation
24 *   and/or other materials provided with the distribution.
25 *
26 * 3. Neither the name of the author nor the names of its contributors may be
27 *   used to endorse or promote products derived from this software without
28 *   specific prior written permission.
29 *
30 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
31 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
32 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
33 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
34 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
35 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
36 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
37 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
38 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
39 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
40 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
41 * DAMAGE.
42 */
43
44 /*
45  * Copyright (c) 2009, 2010, Oracle and/or its affiliates. All rights reserved.
46  * Copyright (c) 2011 Bayard G. Bell. All rights reserved.
47  * Copyright 2012 Nexenta System, Inc. All rights reserved.
48  */
49
50 #include <sys/types.h>
51 #include <sys/param.h>
52 #include <sys/file.h>
53 #include <sys/errno.h>
54 #include <sys/open.h>
55 #include <sys/cred.h>
56 #include <sys/modctl.h>
57 #include <sys/conf.h>
58 #include <sys/devops.h>
59 #include <sys/cmn_err.h>
60 #include <sys/kmem.h>
61 #include <sys/stat.h>
62 #include <sys/mkdev.h>
```

new/./mr_sas.c

2

```
63 #include <sys/pci.h>
64 #include <sys/scsi/scsi.h>
65 #include <sys/ddi.h>
66 #include <sys/sunddi.h>
67 #include <sys/atomic.h>
68 #include <sys/signal.h>
69 #include <sys/byteorder.h>
70 #include <sys/sdt.h>
71 #include <sys/fs/dv_node.h>      /* devfs_clean */
72
73 #include "mr_sas.h"
74
75 /*
76  * FMA header files
77  */
78 #include <sys/ddifm.h>
79 #include <sys/fm/protocol.h>
80 #include <sys/fm/util.h>
81 #include <sys/fm/io/ddi.h>
82
83 /*
84  * Local static data
85  */
86 static void      *mrsas_state = NULL;
87 static volatile boolean_t mrsas_relaxed_ordering = B_TRUE;
88 static volatile boolean_t mrsas_relaxed_ordering = 0;
89 volatile int      debug_level_g = CL_NONE;
90
91 static volatile int      msi_enable = 1;
92 static volatile int      ctio_enable = 1;
93
94 /* Default Timeout value to issue online controller reset */
95 volatile int debug_timeout_g = 0xF0;      /* 0xB4; */
96 volatile int debug_timeout_g = 0xF0;      /* 0xB4; */
97 /* Simulate consecutive firmware fault */
98 static volatile int debug_fw_faults_after_ocr_g = 0;
99 #ifdef OCRDEBUG
100 /* Simulate three consecutive timeout for an IO */
101 static volatile int debug_consecutive_timeout_after_ocr_g = 0;
102 #endif
103
104 /* Enable OCR on firmware fault */
105 static volatile int debug_support_ocr_isr_g = 0;
106 #pragma weak scsi_hba_open
107 #pragma weak scsi_hba_close
108 #pragma weak scsi_hba_ioctl
109
110 /* Local static prototypes. */
111 static int mrsas_getinfo(dev_info_t *, ddi_info_cmd_t, void *, void **);
112 static int mrsas_attach(dev_info_t *, ddi_attach_cmd_t);
113 #ifdef __sparc
114 static int mrsas_reset(dev_info_t *, ddi_reset_cmd_t);
115 #else
116 static int mrsas_quiesce(dev_info_t *);
117 #endif
118 static int mrsas_detach(dev_info_t *, ddi_detach_cmd_t);
119 static int mrsas_open(dev_t *, int, int, cred_t *);
120 static int mrsas_close(dev_t, int, int, cred_t *);
121 static int mrsas_ioctl(dev_t, int, intptr_t, int, cred_t *, int *);
122
123 static int mrsas_tran_tgt_init(dev_info_t *, dev_info_t *,
124                                scsi_hba_tran_t *, struct scsi_device *);
125 static struct scsi_pkt *mrsas_tran_init_pkt(struct scsi_address *, register
126                                struct scsi_pkt *, struct buf *, int, int, int, int,
127                                int (*), caddr_t);
128 static int mrsas_tran_start(struct scsi_address *,
```

```

124         register struct scsi_pkt *);
125 static int mrsas_tran_abort(struct scsi_address *, struct scsi_pkt *);
126 static int mrsas_tran_reset(struct scsi_address *, int);
127 static int mrsas_tran_getcap(struct scsi_address *, char *, int);
128 static int mrsas_tran_setcap(struct scsi_address *, char *, int, int);
129 static void mrsas_tran_destroy_pkt(struct scsi_address *,
130         struct scsi_pkt *);
131 static void mrsas_tran_dmafree(struct scsi_address *, struct scsi_pkt *);
132 static void mrsas_tran_sync_pkt(struct scsi_address *, struct scsi_pkt *);
133 static int mrsas_tran_quiesce(dev_info_t *dip);
134 static int mrsas_tran_unquiesce(dev_info_t *dip);
135 static uint_t mrsas_isr();
136 static uint_t mrsas_softintr();
137 static void mrsas_undo_resources(dev_info_t *, struct mrsas_instance *);
138 static struct mrsas_cmd *get_mfi_pkt(struct mrsas_instance *);
139 static void return_mfi_pkt(struct mrsas_instance *,
140         struct mrsas_cmd *);

142 static void free_space_for_mfi(struct mrsas_instance *);
143 static uint32_t read_fw_status_reg_ppc(struct mrsas_instance *);
144 static void issue_cmd_ppc(struct mrsas_cmd *, struct mrsas_instance *);
145 static int issue_cmd_in_poll_mode_ppc(struct mrsas_instance *,
146         struct mrsas_cmd *);
147 static int issue_cmd_in_sync_mode_ppc(struct mrsas_instance *,
148         struct mrsas_cmd *);
149 static void enable_intr_ppc(struct mrsas_instance *);
150 static void disable_intr_ppc(struct mrsas_instance *);
151 static int intr_ack_ppc(struct mrsas_instance *);
152 static void flush_cache(struct mrsas_instance *instance);
153 void display_scsi_inquiry(caddr_t);
154 static int start_mfi_aen(struct mrsas_instance *instance);
155 static int handle_drv_ioctl(struct mrsas_instance *instance,
156         struct mrsas_ioctl *ioctl, int mode);
157 static int handle_mfi_ioctl(struct mrsas_instance *instance,
158         struct mrsas_ioctl *ioctl, int mode);
159 static int handle_mfi_aen(struct mrsas_instance *instance,
160         struct mrsas_aen *aen);
161 static struct mrsas_cmd *build_cmd(struct mrsas_instance *,
162         struct scsi_address *, struct scsi_pkt *, uchar_t *);
163 static int alloc_additional_dma_buffer(struct mrsas_instance *);
164 static void complete_cmd_in_sync_mode(struct mrsas_instance *,
165         struct mrsas_cmd *);
166 static int mrsas_kill_adapter(struct mrsas_instance *);
167 static int mrsas_issue_init_mfi(struct mrsas_instance *);
168 static int mrsas_reset_ppc(struct mrsas_instance *);
169 static uint32_t mrsas_initiate_ocr_if_fw_is_faulty(struct mrsas_instance *);
170 static int wait_for_outstanding(struct mrsas_instance *instance);
171 static int register_mfi_aen(struct mrsas_instance *instance,
172         uint32_t seq_num, uint32_t class_locale_word);
173 static int issue_mfi_pthru(struct mrsas_instance *instance, struct
174         mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
175 static int issue_mfi_dcmd(struct mrsas_instance *instance, struct
176         mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
177 static int issue_mfi_smp(struct mrsas_instance *instance, struct
178         mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
179 static int issue_mfi_stp(struct mrsas_instance *instance, struct
180         mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
181 static int abort_aen_cmd(struct mrsas_instance *instance,
182         struct mrsas_cmd *cmd_to_abort);

184 static void mrsas_rem_intrs(struct mrsas_instance *instance);
185 static int mrsas_add_intrs(struct mrsas_instance *instance, int intr_type);

187 static void mrsas_tran_tgt_free(dev_info_t *, dev_info_t *,
188         scsi_hba_tran_t *, struct scsi_device *);
189 static int mrsas_tran_bus_config(dev_info_t *, uint_t,

```

```

190         ddi_bus_config_op_t, void *, dev_info_t **);
191 static int mrsas_parse_devname(char *, int *, int *);
192 static int mrsas_config_all_devices(struct mrsas_instance *);
193 static int mrsas_config_ld(struct mrsas_instance *, uint16_t,
194         uint8_t, dev_info_t **);
195 static int mrsas_name_node(dev_info_t *, char *, int);
196 static void mrsas_issue_evt_taskq(struct mrsas_eventinfo *);
197 static void free_additional_dma_buffer(struct mrsas_instance *);
198 static void io_timeout_checker(void *);
199 static void mrsas_fm_init(struct mrsas_instance *);
200 static void mrsas_fm_fini(struct mrsas_instance *);

202 static struct mrsas_function_template mrsas_function_template_ppc = {
203         .read_fw_status_reg = read_fw_status_reg_ppc,
204         .issue_cmd = issue_cmd_ppc,
205         .issue_cmd_in_sync_mode = issue_cmd_in_sync_mode_ppc,
206         .issue_cmd_in_poll_mode = issue_cmd_in_poll_mode_ppc,
207         .enable_intr = enable_intr_ppc,
208         .disable_intr = disable_intr_ppc,
209         .intr_ack = intr_ack_ppc,
210         .init_adapter = mrsas_init_adapter_ppc
211 // .reset_adapter = mrsas_reset_adapter_ppc
211 };

214 static struct mrsas_function_template mrsas_function_template_fusion = {
215         .read_fw_status_reg = tbolt_read_fw_status_reg,
216         .issue_cmd = tbolt_issue_cmd,
217         .issue_cmd_in_sync_mode = tbolt_issue_cmd_in_sync_mode,
218         .issue_cmd_in_poll_mode = tbolt_issue_cmd_in_poll_mode,
219         .enable_intr = tbolt_enable_intr,
220         .disable_intr = tbolt_disable_intr,
221         .intr_ack = tbolt_intr_ack,
222         .init_adapter = mrsas_init_adapter_tbolt
223 // .reset_adapter = mrsas_reset_adapter_tbolt
223 };
        unchanged_portion_omitted

241 int32_t mrsas_max_cap_maxxfer = 0x1000000;

243 /*
244  * Fix for: Thunderbolt controller IO timeout when IO write size is 1MEG,
245  * Limit size to 256K
246  */
247 //Fix for: Thunderbolt controller IO timeout when IO write size is 1MEG, Limit s
247 uint32_t mrsas_tbolt_max_cap_maxxfer = (512 * 512);

249 /*
250  * cb_ops contains base level routines
251  */
252 static struct cb_ops mrsas_cb_ops = {
253         mrsas_open, /* open */
254         mrsas_close, /* close */
255         nodev, /* strategy */
256         nodev, /* print */
257         nodev, /* dump */
258         nodev, /* read */
259         nodev, /* write */
260         mrsas_ioctl, /* ioctl */
261         nodev, /* devmap */
262         nodev, /* mmap */
263         nodev, /* segmap */
264         nochpoll, /* poll */
265         nodev, /* cb_prop_op */
266         0, /* streamtab */
267         D_NEW | D_HOTPLUG, /* cb_flag */

```

```

268     CB_REV,          /* cb_rev */
269     nodev,           /* cb_aread */
270     nodev             /* cb_awrite */
271 };

273 /*
274  * dev_ops contains configuration routines
275  */
276 static struct dev_ops mrsas_ops = {
277     DEVO_REV,        /* rev, */
278     0,               /* refcnt */
279     mrsas_getinfo,   /* getinfo */
280     nulldev,         /* identify */
281     nulldev,         /* probe */
282     mrsas_attach,    /* attach */
283     mrsas_detach,    /* detach */
284 #ifdef __sparc
285     mrsas_reset,     /* reset */
286 #else /* __sparc */
287 #if defined(__SunOS_5_11)
288     nodev,
289 #endif /* __sparc */
290 #else
291     mrsas_reset,     /* reset */
292 #endif /* defined(__SunOS_5_11) */
293     &mrsas_cb_ops,    /* char/block ops */
294     NULL,             /* bus ops */
295     NULL,             /* power */
296 #ifdef __sparc
297     ddi_quiesce_not_needed
298 #else /* __sparc */
299 #if defined(__SunOS_5_11)
300     mrsas_quiesce    /* quiesce */
301 #endif /* __sparc */
302 #endif /* __SunOS_5_11 */
303 };

305 /* Use the LSI Fast Path for the 2208 (tbolt) commands. */
306 unsigned int enable_fp = 1;

308 /*
309  * *****
310  * common entry points - for loadable kernel modules
311  * *****
312  */

313 /*
314  * _init - initialize a loadable module
315  * @void
316  *
317  * The driver should perform any one-time resource allocation or data
318  * initialization during driver loading in _init(). For example, the driver

```

```

336  * should initialize any mutexes global to the driver in this routine.
337  * The driver should not, however, use _init() to allocate or initialize
338  * anything that has to do with a particular instance of the device.
339  * Per-instance initialization must be done in attach().
340  */
341 int
342 _init(void)
343 {
344     int ret;

346     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

348     ret = ddi_soft_state_init(&mrsas_state,
349         sizeof (struct mrsas_instance), 0);

351     if (ret != DDI_SUCCESS) {
352         cmn_err(CE_WARN, "mr_sas: could not init state");
353         return (ret);
354     }

356     if ((ret = scsi_hba_init(&modlinkage)) != DDI_SUCCESS) {
357         cmn_err(CE_WARN, "mr_sas: could not init scsi hba");
358         ddi_soft_state_fini(&mrsas_state);
359         return (ret);
360     }

362     ret = mod_install(&modlinkage);

364     if (ret != DDI_SUCCESS) {
365         cmn_err(CE_WARN, "mr_sas: mod_install failed");
366         scsi_hba_fini(&modlinkage);
367         ddi_soft_state_fini(&mrsas_state);
368     }

370     return (ret);
371 }

372 /* unchanged_portion_omitted */

373 /*
374  * _fini - prepare a loadable module for unloading
375  * @void
376  *
377  * In _fini(), the driver should release any resources that were allocated in
378  * _init(). The driver must remove itself from the system module list.
379  */
380 int
381 _fini(void)
382 {
383     int ret;

385     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

387     if ((ret = mod_remove(&modlinkage)) != DDI_SUCCESS) {
388         con_log(CL_ANN1,
389             (CE_WARN, "_fini: mod_remove() failed, error 0x%X", ret));
390         if ((ret = mod_remove(&modlinkage)) != DDI_SUCCESS)
391         {
392             con_log(CL_ANN1, (CE_WARN, "_fini: mod_remove() failed, error 0x
393             return (ret);
394         }

396     scsi_hba_fini(&modlinkage);
397     con_log(CL_DLEVEL1, (CE_NOTE, "_fini: scsi_hba_fini() done.));

399     ddi_soft_state_fini(&mrsas_state);
400     con_log(CL_DLEVEL1, (CE_NOTE, "_fini: ddi_soft_state_fini() done.));

```

```

414     return (ret);
415 }

418 /*
419 * *****
420 *
421 *             common entry points - for autoconfiguration
422 *
423 * *****
424 */
425 /*
426 * attach - adds a device to the system as part of initialization
427 * @dip:
428 * @cmd:
429 *
430 * The kernel calls a driver's attach() entry point to attach an instance of
431 * a device (for MegaRAID, it is instance of a controller) or to resume
432 * operation for an instance of a device that has been suspended or has been
433 * shut down by the power management framework
434 * The attach() entry point typically includes the following types of
435 * processing:
436 * - allocate a soft-state structure for the device instance (for MegaRAID,
437 *   controller instance)
438 * - initialize per-instance mutexes
439 * - initialize condition variables
440 * - register the device's interrupts (for MegaRAID, controller's interrupts)
441 * - map the registers and memory of the device instance (for MegaRAID,
442 *   controller instance)
443 * - create minor device nodes for the device instance (for MegaRAID,
444 *   controller instance)
445 * - report that the device instance (for MegaRAID, controller instance) has
446 *   attached
447 */
448 static int
449 mrsas_attach(dev_info_t *dip, ddi_attach_cmd_t cmd)
450 {
451     int             instance_no;
452     int             nregs;
453     int             i = 0;
454     uint8_t         irq;
455     uint16_t        vendor_id;
456     uint16_t        device_id;
457     uint16_t        subsysvid;
458     uint16_t        subsysid;
459     uint16_t        command;
460     off_t           reglength = 0;
461     int             intr_types = 0;
462     char            *data;

464     scsi_hba_tran_t *tran;
465     ddi_dma_attr_t  tran_dma_attr;
466     struct mrsas_instance *instance;

468     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

470     /* CONSTCOND */
471     ASSERT(NO_COMPETING_THREADS);

473     instance_no = ddi_get_instance(dip);

```

```

475     /*
476     * check to see whether this device is in a DMA-capable slot.
477     */
478     if (ddi_slaveonly(dip) == DDI_SUCCESS) {
479         cmn_err(CE_WARN,
480                "mr_sas%d: Device in slave-only slot, unused",
481                instance_no);
482         return (DDI_FAILURE);
483     }

485     switch (cmd) {
486     case DDI_ATTACH:

487         /* allocate the soft state for the instance */
488         if (ddi_soft_state_zalloc(mrsas_state, instance_no)
489             != DDI_SUCCESS) {
490             cmn_err(CE_WARN,
491                    "mr_sas%d: Failed to allocate soft state",
492                    instance_no);

493             return (DDI_FAILURE);
494         }

496         instance = (struct mrsas_instance *)ddi_get_soft_state
497             (mrsas_state, instance_no);

499         if (instance == NULL) {
500             cmn_err(CE_WARN,
501                    "mr_sas%d: Bad soft state", instance_no);

502             ddi_soft_state_free(mrsas_state, instance_no);

503             return (DDI_FAILURE);
504         }

380         bzero((caddr_t)instance,
381              sizeof (struct mrsas_instance));

506         instance->unroll.softs = 1;

508         /* Setup the PCI configuration space handles */
509         if (pci_config_setup(dip, &instance->pci_handle) !=
510             DDI_SUCCESS) {
511             cmn_err(CE_WARN,
512                    "mr_sas%d: pci config setup failed ",
513                    instance_no);

515             ddi_soft_state_free(mrsas_state, instance_no);
516             return (DDI_FAILURE);
517         }

395         if (instance->pci_handle == NULL) {
396             cmn_err(CE_WARN,
397                    "mr_sas%d: pci config setup failed ",
398                    instance_no);
399             ddi_soft_state_free(mrsas_state, instance_no);
400             return (DDI_FAILURE);
401         }

519         if (ddi_dev_nregs(dip, &nregs) != DDI_SUCCESS) {
520             cmn_err(CE_WARN,
521                    "mr_sas: failed to get registers.");

523             pci_config_teardown(&instance->pci_handle);
524             ddi_soft_state_free(mrsas_state, instance_no);

```

```

525         return (DDI_FAILURE);
526     }

528     vendor_id = pci_config_get16(instance->pci_handle,
529         PCI_CONF_VENID);
530     device_id = pci_config_get16(instance->pci_handle,
531         PCI_CONF_DEVID);

533     subsysvid = pci_config_get16(instance->pci_handle,
534         PCI_CONF_SUBVENID);
535     subsysid = pci_config_get16(instance->pci_handle,
536         PCI_CONF_SUBSYSID);

538     pci_config_put16(instance->pci_handle, PCI_CONF_COMM,
539         (pci_config_get16(instance->pci_handle,
540             PCI_CONF_COMM) | PCI_COMM_ME));
541     irq = pci_config_get8(instance->pci_handle,
542         PCI_CONF_ILINE);

544     con_log(CL_DLEVEL1, (CE_CONT, "mr_sas%d: "
545         "0x%x:0x%x 0x%x:0x%x, irq:%d drv-ver:%s",
546         instance_no, vendor_id, device_id, subsysvid,
547         subsysid, irq, MRSAS_VERSION));

549     /* enable bus-mastering */
550     command = pci_config_get16(instance->pci_handle,
551         PCI_CONF_COMM);

553     if (!(command & PCI_COMM_ME)) {
554         command |= PCI_COMM_ME;

556         pci_config_put16(instance->pci_handle,
557             PCI_CONF_COMM, command);

559         con_log(CL_ANN, (CE_CONT, "mr_sas%d: "
560             "enable bus-mastering", instance_no));
561     } else {
562         con_log(CL_DLEVEL1, (CE_CONT, "mr_sas%d: "
563             "bus-mastering already set", instance_no));
564     }

566     /* initialize function pointers */
567     switch (device_id) {
568         switch(device_id) {
569             case PCI_DEVICE_ID_LSI_TBOLT:
570             case PCI_DEVICE_ID_LSI_INVADER:
571                 con_log(CL_ANN, (CE_NOTE,
572                     "mr_sas: 2208 T.B. device detected"));

573                 instance->func_ptr =
574                     &mrsas_function_template_fusion;
575                 instance->func_ptr = &mrsas_function_tem
576                 instance->tbolt = 1;
577                 break;

578             case PCI_DEVICE_ID_LSI_2108VDE:
579             case PCI_DEVICE_ID_LSI_2108V:
580                 con_log(CL_ANN, (CE_NOTE,
581                     "mr_sas: 2108 Liberator device detected"));

583                 instance->func_ptr =
584                     &mrsas_function_template_ppc;
585                 instance->func_ptr = &mrsas_function_tem
586                 break;

587             default:

```

```

588         cmn_err(CE_WARN,
589             "mr_sas: Invalid device detected");

591         pci_config_tearndown(&instance->pci_handle);
592         ddi_soft_state_free(mrsas_state, instance_no);
593         return (DDI_FAILURE);

594     }

596     instance->baseaddress = pci_config_get32(
597         instance->pci_handle, PCI_CONF_BASE0);
598     instance->baseaddress &= 0x0ffc;

600     instance->dip = dip;
601     instance->vendor_id = vendor_id;
602     instance->device_id = device_id;
603     instance->subsysvid = subsysvid;
604     instance->subsysid = subsysid;
605     instance->instance = instance_no;

607     /* Initialize FMA */
608     instance->fm_capabilities = ddi_prop_get_int(
609         DDI_DEV_T_ANY, instance->dip, DDI_PROP_DONTPASS,
610         "fm-capable", DDI_FM_EREPOROT_CAPABLE |
611         DDI_FM_ACCCHK_CAPABLE | DDI_FM_DMACHK_CAPABLE
612         | DDI_FM_ERRRCB_CAPABLE);

614     mrsas_fm_init(instance);

616     /* Setup register map */
617     if ((ddi_dev_regsize(instance->dip,
618         REGISTER_SET_IO_2108, &reglength) != DDI_SUCCESS) ||
619         reglength < MINIMUM_MFI_MEM_SZ) {
620         goto fail_attach;
621     }
622     if (reglength > DEFAULT_MFI_MEM_SZ) {
623         reglength = DEFAULT_MFI_MEM_SZ;
624         con_log(CL_DLEVEL1, (CE_NOTE,
625             "mr_sas: register length to map is 0x%lx bytes",
626             reglength));
627         con_log(CL_DLEVEL1, (CE_NOTE,
628             "mr_sas: register length to map is "
629             "0x%lx bytes", reglength));
630     }
631     if (ddi_regs_map_setup(instance->dip,
632         REGISTER_SET_IO_2108, &instance->regmap, 0,
633         reglength, &endian_attr, &instance->regmap_handle)
634         != DDI_SUCCESS) {
635         cmn_err(CE_WARN,
636             "mr_sas: couldn't map control registers");
637         goto fail_attach;
638     }
639     if (instance->regmap_handle == NULL) {
640         cmn_err(CE_WARN,
641             "mr_sas: couldn't map control registers");
642         goto fail_attach;
643     }

645     instance->unroll.regs = 1;

647     /*
648     * Disable Interrupt Now.
649     * Setup Software interrupt
650     */
651     instance->func_ptr->disable_intr(instance);

652     if (ddi_prop_lookup_string(DDI_DEV_T_ANY, dip, 0,

```

```

646     "mrsas-enable-msi", &data) == DDI_SUCCESS) {
647         if (strcmp(data, "no", 3) == 0) {
648             msi_enable = 0;
649             con_log(CL_ANN1, (CE_WARN,
650                 "msi_enable = %d disabled", msi_enable));
651             "msi_enable = %d disabled",
652                 msi_enable));
653         }
654         ddi_prop_free(data);
655     }
656
657     con_log(CL_DLEVEL1, (CE_NOTE, "msi_enable = %d", msi_enable));
658
659     if (ddi_prop_lookup_string(DDI_DEV_T_ANY, dip, 0,
660         "mrsas-enable-fp", &data) == DDI_SUCCESS) {
661         if (strcmp(data, "no", 3) == 0) {
662             enable_fp = 0;
663             cmn_err(CE_NOTE,
664                 "enable_fp = %d, Fast-Path disabled.\n",
665                 enable_fp);
666         }
667         ddi_prop_free(data);
668     }
669
670     con_log(CL_DLEVEL1, (CE_NOTE, "enable_fp = %d\n", enable_fp));
671     cmn_err(CE_NOTE, "enable_fp = %d\n", enable_fp);
672
673     /* Check for all supported interrupt types */
674     if (ddi_intr_get_supported_types(
675         dip, &intr_types) != DDI_SUCCESS) {
676         cmn_err(CE_WARN,
677             "ddi_intr_get_supported_types() failed");
678         goto fail_attach;
679     }
680
681     con_log(CL_DLEVEL1, (CE_NOTE,
682         "ddi_intr_get_supported_types() ret: 0x%x", intr_types));
683     "ddi_intr_get_supported_types() ret: 0x%x",
684         intr_types));
685
686     /* Initialize and Setup Interrupt handler */
687     if (msi_enable && (intr_types & DDI_INTR_TYPE_MSIX)) {
688         if (mrsas_add_intrs(instance, DDI_INTR_TYPE_MSIX) !=
689             DDI_SUCCESS) {
690             if (mrsas_add_intrs(instance,
691                 DDI_INTR_TYPE_MSIX) != DDI_SUCCESS) {
692                 cmn_err(CE_WARN,
693                     "MSIX interrupt query failed");
694                 goto fail_attach;
695             }
696             instance->intr_type = DDI_INTR_TYPE_MSIX;
697         } else if (msi_enable && (intr_types & DDI_INTR_TYPE_MSI)) {
698             if (mrsas_add_intrs(instance, DDI_INTR_TYPE_MSI) !=
699                 DDI_SUCCESS) {
700                 if (mrsas_add_intrs(instance,
701                     DDI_INTR_TYPE_MSI) != DDI_SUCCESS) {
702                     cmn_err(CE_WARN,
703                         "MSI interrupt query failed");
704                     goto fail_attach;
705                 }
706             }
707             instance->intr_type = DDI_INTR_TYPE_MSI;
708         } else if (intr_types & DDI_INTR_TYPE_FIXED) {
709             msi_enable = 0;

```

```

701         if (mrsas_add_intrs(instance, DDI_INTR_TYPE_FIXED) !=
702             DDI_SUCCESS) {
703             if (mrsas_add_intrs(instance,
704                 DDI_INTR_TYPE_FIXED) != DDI_SUCCESS) {
705                 cmn_err(CE_WARN,
706                     "FIXED interrupt query failed");
707                 goto fail_attach;
708             }
709             instance->intr_type = DDI_INTR_TYPE_FIXED;
710         } else {
711             cmn_err(CE_WARN, "Device cannot "
712                 "support either FIXED or MSI/X "
713                 "interrupts");
714             goto fail_attach;
715         }
716
717         instance->unroll.intr = 1;
718
719         if (ddi_prop_lookup_string(DDI_DEV_T_ANY, dip, 0,
720             "mrsas-enable-ctio", &data) == DDI_SUCCESS) {
721             if (strcmp(data, "no", 3) == 0) {
722                 ctio_enable = 0;
723                 con_log(CL_ANN1, (CE_WARN,
724                     "ctio_enable = %d disabled", ctio_enable));
725             }
726             ddi_prop_free(data);
727         }
728
729         con_log(CL_DLEVEL1, (CE_WARN, "ctio_enable = %d", ctio_enable));
730
731         /* setup the mfi based low level driver */
732         if (mrsas_init_adapter(instance) != DDI_SUCCESS) {
733             cmn_err(CE_WARN, "mr_sas: "
734                 "could not initialize the low level driver");
735             goto fail_attach;
736         }
737
738         /* Initialize all Mutex */
739         INIT_LIST_HEAD(&instance->completed_pool_list);
740         mutex_init(&instance->completed_pool_mtx, NULL,
741             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
742         mutex_init(&instance->completed_pool_mtx,
743             "completed_pool_mtx", MUTEX_DRIVER,
744             DDI_INTR_PRI(instance->intr_pri));
745
746         mutex_init(&instance->sync_map_mtx, NULL,
747             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
748         mutex_init(&instance->sync_map_mtx,
749             "sync_map_mtx", MUTEX_DRIVER,
750             DDI_INTR_PRI(instance->intr_pri));
751
752         mutex_init(&instance->app_cmd_pool_mtx, NULL,
753             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
754         mutex_init(&instance->app_cmd_pool_mtx,
755             "app_cmd_pool_mtx", MUTEX_DRIVER,
756             DDI_INTR_PRI(instance->intr_pri));
757
758         mutex_init(&instance->config_dev_mtx, NULL,
759             mutex_init(&instance->config_dev_mtx, "config_dev_mtx",
760                 MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
761
762         mutex_init(&instance->cmd_pend_mtx, NULL,
763             mutex_init(&instance->cmd_pend_mtx, "cmd_pend_mtx",
764                 MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));

```

```

754     mutex_init(&instance->ocr_flags_mtx, NULL,
631         mutex_init(&instance->ocr_flags_mtx, "ocr_flags_mtx",
755             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));

757     mutex_init(&instance->int_cmd_mtx, NULL,
634         mutex_init(&instance->int_cmd_mtx, "int_cmd_mtx",
758             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
759     cv_init(&instance->int_cmd_cv, NULL, CV_DRIVER, NULL);

761     mutex_init(&instance->cmd_pool_mtx, NULL,
638         mutex_init(&instance->cmd_pool_mtx, "cmd_pool_mtx",
762             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));

764     mutex_init(&instance->reg_write_mtx, NULL,
765         MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
641         mutex_init(&instance->reg_write_mtx, "reg_write_mtx",
642             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));

767     if (instance->tbolt) {
768         mutex_init(&instance->cmd_app_pool_mtx, NULL,
769             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
645         mutex_init(&instance->cmd_app_pool_mtx,
646             "cmd_app_pool_mtx", MUTEX_DRIVER,
647             DDI_INTR_PRI(instance->intr_pri));

771         mutex_init(&instance->chip_mtx, NULL,
772             MUTEX_DRIVER, DDI_INTR_PRI(instance->intr_pri));
649         mutex_init(&instance->chip_mtx,
650             "chip_mtx", MUTEX_DRIVER,
651             DDI_INTR_PRI(instance->intr_pri));

774     }

776     instance->unroll.mutexts = 1;

778     instance->timeout_id = (timeout_id_t)-1;

780     /* Register our soft-isr for highlevel interrupts. */
781     instance->isr_level = instance->intr_pri;
782     if (!(instance->tbolt)) {
783         if (instance->isr_level == HIGH_LEVEL_INTR) {
784             if (ddi_add_softintr(dip,
785                 DDI_SOFTINT_HIGH,
786                 &instance->soft_intr_id, NULL, NULL,
787                 mrsas_softintr, (caddr_t)instance) !=
665                 &instance->soft_intr_id,
666                 NULL, NULL, mrsas_softintr,
667                 (caddr_t)instance) !=
788                 DDI_SUCCESS) {
789                 cmn_err(CE_WARN,
790                     "Software ISR did not register");
670                     "Software ISR "
671                     "did not register");

792             goto fail_attach;
793         }

795         instance->unroll.soft_isr = 1;

797     }
798 }

800 instance->softint_running = 0;

802 /* Allocate a transport structure */
803 tran = scsi_hba_tran_alloc(dip, SCSI_HBA_CANSLEEP);

```

```

805     if (tran == NULL) {
806         cmn_err(CE_WARN,
807             "scsi_hba_tran_alloc failed");
808         goto fail_attach;
809     }

811     instance->tran = tran;
812     instance->unroll.tran = 1;

814     tran->tran_hba_private = instance;
815     tran->tran_tgt_init = mrsas_tran_tgt_init;
816     tran->tran_tgt_probe = scsi_hba_probe;
817     tran->tran_tgt_free = mrsas_tran_tgt_free;
818     if (instance->tbolt) {
819         tran->tran_init_pkt =
820             mrsas_tbolt_tran_init_pkt;
821         tran->tran_start =
822             mrsas_tbolt_tran_start;
823     } else {
824         tran->tran_init_pkt = mrsas_tran_init_pkt;
825         tran->tran_start = mrsas_tran_start;
826     }

827     tran->tran_abort = mrsas_tran_abort;
828     tran->tran_reset = mrsas_tran_reset;
829     tran->tran_getcap = mrsas_tran_getcap;
830     tran->tran_setcap = mrsas_tran_setcap;
831     tran->tran_destroy_pkt = mrsas_tran_destroy_pkt;
832     tran->tran_dmafree = mrsas_tran_dmafree;
833     tran->tran_sync_pkt = mrsas_tran_sync_pkt;
834     tran->tran_quiesce = mrsas_tran_quiesce;
835     tran->tran_unquiesce = mrsas_tran_unquiesce;
836     tran->tran_bus_config = mrsas_tran_bus_config;

838     if (mrsas_relaxed_ordering)
839         mrsas_generic_dma_attr.dma_attr_flags |=
840             DDI_DMA_RELAXED_ORDERING;

843     tran_dma_attr = mrsas_generic_dma_attr;
844     tran_dma_attr.dma_attr_sgllen = instance->max_num_sge;

846     /* Attach this instance of the hba */
847     if (scsi_hba_attach_setup(dip, &tran_dma_attr, tran, 0)
848         != DDI_SUCCESS) {
849         cmn_err(CE_WARN,
850             "scsi_hba_attach failed");

852         goto fail_attach;
853     }
854     instance->unroll.tranSetup = 1;
855     con_log(CL_ANN1,
856         (CE_CONT, "scsi_hba_attach_setup() done.));
736     con_log(CL_ANN1, (CE_CONT,
737         "scsi_hba_attach_setup() done.));

858     /* create devctl node for cfgadm command */
859     if (ddi_create_minor_node(dip, "devctl",
860         S_IFCHR, INST2DEVCTL(instance_no),
861         DDI_NT SCSI_NEXUS, 0) == DDI_FAILURE) {
862         cmn_err(CE_WARN,
863             "mr_sas: failed to create devctl node.");

865         goto fail_attach;
866     }

```

```

868         instance->unroll.devctl = 1;
870         /* create scsi node for cfgadm command */
871         if (ddi_create_minor_node(dip, "scsi", S_IFCHR,
872             INST2SCSI(instance_no), DDI_NT_SCSI_ATTACHMENT_POINT, 0) ==
873             INST2SCSI(instance_no),
874             DDI_NT_SCSI_ATTACHMENT_POINT, 0) ==
875             DDI_FAILURE) {
876             cmn_err(CE_WARN,
877                 "mr_sas: failed to create scsi node.");
878         }
879         goto fail_attach;
880
881         instance->unroll.scsictl = 1;
882         (void) sprintf(instance->iocnode, "%d:lsirdctl",
883             instance_no);
884
885         /*
886          * Create a node for applications
887          * for issuing ioctl to the driver.
888          */
889         if (ddi_create_minor_node(dip, instance->iocnode,
890             S_IFCHR, INST2LSIRDCTL(instance_no), DDI_PSEUDO, 0) ==
891             DDI_FAILURE) {
892             S_IFCHR, INST2LSIRDCTL(instance_no),
893             DDI_PSEUDO, 0) == DDI_FAILURE) {
894             cmn_err(CE_WARN,
895                 "mr_sas: failed to create ioctl node.");
896         }
897         goto fail_attach;
898
899         instance->unroll.ioctl = 1;
900
901         /* Create a taskq to handle dr events */
902         if ((instance->taskq = ddi_taskq_create(dip,
903             "mrsas_dr_taskq", 1, TASKQ_DEFAULTPRI, 0)) == NULL) {
904             "mrsas_dr_taskq", 1,
905             TASKQ_DEFAULTPRI, 0)) == NULL) {
906             cmn_err(CE_WARN,
907                 "mr_sas: failed to create taskq ");
908             instance->taskq = NULL;
909             goto fail_attach;
910         }
911         instance->unroll.taskq = 1;
912         con_log(CL_ANN1, (CE_CONT, "ddi_taskq_create() done.));
913         con_log(CL_ANN1, (CE_CONT,
914             "ddi_taskq_create() done.));
915
916         /* enable interrupt */
917         instance->func_ptr->enable_intr(instance);
918
919         /* initiate AEN */
920         if (start_mfi_aen(instance)) {
921             cmn_err(CE_WARN,
922                 "mr_sas: failed to initiate AEN.");
923             goto fail_attach;
924         }
925         instance->unroll.aenPend = 1;
926         con_log(CL_ANN1,
927             (CE_CONT, "AEN started for instance %d.", instance_no));
928         con_log(CL_ANN1, (CE_CONT,
929             "AEN started for instance %d.", instance_no));

```

```

924         /* Finally! We are on the air. */
925         ddi_report_dev(dip);
926
927         /* FMA handle checking. */
928         if (mrsas_check_acc_handle(instance->regmap_handle) !=
929             DDI_SUCCESS) {
930             goto fail_attach;
931         }
932         if (mrsas_check_acc_handle(instance->pci_handle) !=
933             DDI_SUCCESS) {
934             goto fail_attach;
935         }
936
937         instance->mr_ld_list =
938             kmem_zalloc(MRDRV_MAX_LD * sizeof (struct mrsas_ld),
939             KM_SLEEP);
940         if (instance->mr_ld_list == NULL) {
941             cmn_err(CE_WARN,
942                 "mr_sas attach(): failed to allocate ld_list
943                 goto fail_attach;
944         }
945         instance->unroll.ldlist_buff = 1;
946
947         #ifdef PDSUPPORT
948         if (instance->tbolt) {
949             if (instance->tbolt) {
950                 instance->mr_tbolt_pd_max = MRSAS_TBOLT_PD_TGT_MAX;
951                 instance->mr_tbolt_pd_list =
952                     kmem_zalloc(MRSAS_TBOLT_GET_PD_MAX(instance) *
953                     sizeof (struct mrsas_tbolt_pd), KM_SLEEP);
954                     kmem_zalloc(MRSAS_TBOLT_GET_PD_MAX(instance)
955                     * sizeof (struct mrsas_tbolt_pd), KM_SLEEP);
956                 ASSERT(instance->mr_tbolt_pd_list);
957                 for (i = 0; i < instance->mr_tbolt_pd_max; i++) {
958                     instance->mr_tbolt_pd_list[i].lun_type =
959                         MRSAS_TBOLT_PD_LUN;
960                     instance->mr_tbolt_pd_list[i].dev_id =
961                         (uint8_t)i;
962                 }
963                 instance->unroll.pdlist_buff = 1;
964             }
965         }
966         #endif
967         break;
968         case DDI_PM_RESUME:
969             con_log(CL_ANN, (CE_NOTE, "mr_sas: DDI_PM_RESUME"));
970             con_log(CL_ANN, (CE_NOTE,
971                 "mr_sas: DDI_PM_RESUME"));
972             break;
973         case DDI_RESUME:
974             con_log(CL_ANN, (CE_NOTE, "mr_sas: DDI_RESUME"));
975             con_log(CL_ANN, (CE_NOTE,
976                 "mr_sas: DDI_RESUME"));
977             break;
978         default:
979             con_log(CL_ANN,
980                 (CE_WARN, "mr_sas: invalid attach cmd=%x", cmd));
981             con_log(CL_ANN, (CE_WARN,
982                 "mr_sas: invalid attach cmd=%x", cmd));
983             return (DDI_FAILURE);
984         }
985
986         con_log(CL_DLEVEL1,
987             (CE_NOTE, "mrsas_attach() return SUCCESS instance_num %d",

```

```

975     instance_no));
985     cmn_err(CE_NOTE, "mrsas_attach() return SUCCESS instance_num %d", instan
976     return (DDI_SUCCESS);

978 fail_attach:

980     mrsas_undo_resources(dip, instance);

982     mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
983     ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);

985     mrsas_fm_fini(instance);

987     pci_config_tearardown(&instance->pci_handle);
988     ddi_soft_state_free(mrsas_state, instance_no);

990     con_log(CL_ANN, (CE_WARN, "mr_sas: return failure from mrsas_attach"));
985     con_log(CL_ANN, (CE_WARN,
986     "mr_sas: return failure from mrsas_attach"));

992     cmn_err(CE_WARN, "mrsas_attach() return FAILURE instance_num %d",
993     instance_no);
986     cmn_err(CE_WARN, "mrsas_attach() return FAILURE instance_num %d", instan

995     return (DDI_FAILURE);
996 }
    unchanged_portion_omitted

1050 /*
1051  * detach - detaches a device from the system
1052  * @dip: pointer to the device's dev_info structure
1053  * @cmd: type of detach
1054  *
1055  * A driver's detach() entry point is called to detach an instance of a device
1056  * that is bound to the driver. The entry point is called with the instance of
1057  * the device node to be detached and with DDI_DETACH, which is specified as
1058  * the cmd argument to the entry point.
1059  * This routine is called during driver unload. We free all the allocated
1060  * resources and call the corresponding LLD so that it can also release all
1061  * its resources.
1062  */
1063 static int
1064 mrsas_detach(dev_info_t *dip, ddi_detach_cmd_t cmd)
1065 {
1066     int     instance_no;

1068     struct mrsas_instance     *instance;

1070     con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

1073     /* CONSTCOND */
1074     ASSERT(NO_COMPETING_THREADS);

1076     instance_no = ddi_get_instance(dip);

1078     instance = (struct mrsas_instance *)ddi_get_soft_state(mrsas_state,
1079     instance_no);

1081     if (!instance) {
1082         cmn_err(CE_WARN,
1083         "mr_sas:%d could not get instance in detach",
1084         instance_no);

1086         return (DDI_FAILURE);
1087     }

```

```

1089     con_log(CL_ANN, (CE_NOTE,
1090     "mr_sas%d: detaching device 0x%4x:0x%4x:0x%4x:0x%4x",
1091     instance_no, instance->vendor_id, instance->device_id,
1092     instance->subsysvid, instance->subsysid));

1094     switch (cmd) {
1095         case DDI_DETACH:
1096             con_log(CL_ANN, (CE_NOTE,
1097             "mrsas_detach: DDI_DETACH"));

1099             mutex_enter(&instance->config_dev_mtx);
1100             if (instance->timeout_id != (timeout_id_t)-1) {
1101                 mutex_exit(&instance->config_dev_mtx);
1102                 (void) untimeout(instance->timeout_id);
1103                 instance->timeout_id = (timeout_id_t)-1;
1104                 mutex_enter(&instance->config_dev_mtx);
1105                 instance->unroll.timer = 0;
1106             }
1107             mutex_exit(&instance->config_dev_mtx);

1109             if (instance->unroll.tranSetup == 1) {
1094             if(instance->unroll.tranSetup == 1) {
1110                 if (scsi_hba_detach(dip) != DDI_SUCCESS) {
1111                     cmn_err(CE_WARN,
1112                     "mr_sas2%d: failed to detach", i
1113                     instance_no);
1114                     "mr_sas2%d: failed to detach", i
1115                     return (DDI_FAILURE);
1116                 }
1117                 instance->unroll.tranSetup = 0;
1118                 con_log(CL_ANN1,
1119                 (CE_CONT, "scsi_hba_dettach() done.));
1119                 con_log(CL_ANN1, (CE_CONT, "scsi_hba_dettach()

1121             flush_cache(instance);

1123             mrsas_undo_resources(dip, instance);

1125             mrsas_fm_fini(instance);

1127             pci_config_tearardown(&instance->pci_handle);
1128             ddi_soft_state_free(mrsas_state, instance_no);
1129             break;

1131         case DDI_PM_SUSPEND:
1132             con_log(CL_ANN, (CE_NOTE,
1133             "mrsas_detach: DDI_PM_SUSPEND"));

1135             break;
1136         case DDI_SUSPEND:
1137             con_log(CL_ANN, (CE_NOTE,
1138             "mrsas_detach: DDI_SUSPEND"));

1140             break;
1141         default:
1142             con_log(CL_ANN, (CE_WARN,
1143             "invalid detach command:0x%x", cmd));
1144             return (DDI_FAILURE);
1145     }

1147     return (DDI_SUCCESS);
1148 }

```

```

1151 static void
1152 mrsas_undo_resources(dev_info_t *dip, struct mrsas_instance *instance)
1022 static int
1023 mrsas_undo_resources (dev_info_t *dip, struct mrsas_instance *instance)
1153 {
1154     int     instance_no;
1155
1156     con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1157
1158     instance_no = ddi_get_instance(dip);
1159
1160     if (instance->unroll.ioctl == 1) {
1033     if(instance->unroll.ioctl == 1) {
1163         ddi_remove_minor_node(dip, instance->iocnode);
1164         instance->unroll.ioctl = 0;
1165     }
1166
1167     if (instance->unroll.scsictl == 1) {
1038     if(instance->unroll.scsictl == 1) {
1168         ddi_remove_minor_node(dip, "scsi");
1169         instance->unroll.scsictl = 0;
1170     }
1171
1172     if (instance->unroll.devctl == 1) {
1043     if(instance->unroll.devctl == 1) {
1173         ddi_remove_minor_node(dip, "devctl");
1174         instance->unroll.devctl = 0;
1175     }
1176
1177     if (instance->unroll.tranSetup == 1) {
1048     if(instance->unroll.tranSetup == 1) {
1178         if (scsi_hba_detach(dip) != DDI_SUCCESS) {
1179             cmn_err(CE_WARN,
1180                 "mr_sas2%d: failed to detach", instance_no);
1181             return; /* DDI_FAILURE */
1052             return (DDI_FAILURE);
1182         }
1183         instance->unroll.tranSetup = 0;
1184         con_log(CL_ANN1, (CE_CONT, "scsi_hba_detach() done.));
1185     }
1186
1187     if (instance->unroll.tran == 1) {
1058     if(instance->unroll.tran == 1) {
1188         scsi_hba_tran_free(instance->tran);
1189         instance->unroll.tran = 0;
1190         con_log(CL_ANN1, (CE_CONT, "scsi_hba_tran_free() done.));
1191     }
1192
1193     if (instance->unroll.syncCmd == 1) {
1194         if (instance->tbolt) {
1195             if (abort_syncmap_cmd(instance,
1196                 instance->map_update_cmd)) {
1064     if(instance->unroll.syncCmd == 1) {
1065         if(instance->tbolt) {
1066             if (abort_syncmap_cmd(instance, instance->map_update_cmd
1197                 cmn_err(CE_WARN, "mrsas_detach: "
1198                 "failed to abort previous syncmap command");
1199             }
1200
1201             instance->unroll.syncCmd = 0;
1202             con_log(CL_ANN1, (CE_CONT, "sync cmd aborted, done.));
1203         }
1204     }

```

```

1206     if (instance->unroll.aenPend == 1) {
1075     if(instance->unroll.aenPend == 1) {
1207         if (abort_aen_cmd(instance, instance->aen_cmd))
1208             cmn_err(CE_WARN, "mrsas_detach: "
1209                 "failed to abort previous AEN command");
1210
1211         instance->unroll.aenPend = 0;
1212         con_log(CL_ANN1, (CE_CONT, "aen cmd aborted, done.));
1213         /* This means the controller is fully initialized and running */
1214         /* Shutdown should be a last command to controller. */
1215         /* shutdown_controller(); */
1082         /*This means the controller is fully initialized and running */
1083         // shutdown_controller();Shutdown should be a last command to c
1216     }
1217
1218     if (instance->unroll.timer == 1) {
1087     if(instance->unroll.timer == 1) {
1220         if (instance->timeout_id != (timeout_id_t)-1) {
1221             (void)untimeout(instance->timeout_id);
1222             instance->timeout_id = (timeout_id_t)-1;
1223
1224             instance->unroll.timer = 0;
1225         }
1226     }
1227
1228     instance->func_ptr->disable_intr(instance);
1229
1230     if (instance->unroll.mutexs == 1) {
1099     if(instance->unroll.mutexs == 1) {
1232         mutex_destroy(&instance->cmd_pool_mtx);
1233         mutex_destroy(&instance->app_cmd_pool_mtx);
1234         mutex_destroy(&instance->cmd_pend_mtx);
1235         mutex_destroy(&instance->completed_pool_mtx);
1236         mutex_destroy(&instance->sync_map_mtx);
1237         mutex_destroy(&instance->int_cmd_mtx);
1238         cv_destroy(&instance->int_cmd_cv);
1239         mutex_destroy(&instance->config_dev_mtx);
1240         mutex_destroy(&instance->ocr_flags_mtx);
1241         mutex_destroy(&instance->reg_write_mtx);
1242
1243         if (instance->tbolt) {
1244             mutex_destroy(&instance->cmd_app_pool_mtx);
1245             mutex_destroy(&instance->chip_mtx);
1246         }
1247
1248         instance->unroll.mutexs = 0;
1249         con_log(CL_ANN1, (CE_CONT, "Destroy mutex & cv, done.));
1250     }
1251
1252     if (instance->unroll.soft_isr == 1) {
1254         ddi_remove_softintr(instance->soft_intr_id);
1255         instance->unroll.soft_isr = 0;
1256     }
1257
1258     if (instance->unroll.intr == 1) {
1126     if(instance->unroll.intr == 1) {
1259         mrsas_rem_intrs(instance);
1260         instance->unroll.intr = 0;
1261     }
1262
1263     if (instance->unroll.taskq == 1) {
1132     if(instance->unroll.taskq == 1) {

```

```

1265         if (instance->taskq) {
1266             ddi_taskq_destroy(instance->taskq);
1267             instance->unroll.taskq = 0;
1268         }
1270     }
1272     /*
1273     * free dma memory allocated for
1274     * cmds/frames/queues/driver version etc
1275     */
1276     if (instance->unroll.verBuff == 1) {
1277         (void) mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);
1278     }
1279     /*free dma memory allocated for
1280     cmds/frames/queues/driver version etc */
1281     if(instance->unroll.verBuff == 1) {
1282         mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);
1283         instance->unroll.verBuff = 0;
1284     }
1285     if (instance->unroll.pdlist_buff == 1) {
1286         if (instance->mr_tbolt_pd_list != NULL) {
1287             if(instance->unroll.pdlist_buff == 1) {
1288                 if (instance->mr_tbolt_pd_list != NULL)
1289                     kmem_free(instance->mr_tbolt_pd_list,
1290                         MRSAS_TBOLT_GET_PD_MAX(instance) *
1291                         sizeof (struct mrsas_tbolt_pd));
1292             }
1293             instance->mr_tbolt_pd_list = NULL;
1294             instance->unroll.pdlist_buff = 0;
1295         }
1296     }
1297     if (instance->unroll.ldlist_buff == 1) {
1298         if (instance->mr_ld_list != NULL) {
1299             if(instance->unroll.ldlist_buff == 1) {
1300                 if (instance->mr_ld_list != NULL)
1301                     kmem_free(instance->mr_ld_list, MRDRV_MAX_LD
1302                         * sizeof (struct mrsas_ld));
1303             }
1304             instance->mr_ld_list = NULL;
1305             instance->unroll.ldlist_buff = 0;
1306         }
1307     }
1308     if (instance->tbolt) {
1309         if (instance->unroll.alloc_space_mpi2 == 1) {
1310             if(instance->unroll.alloc_space_mpi2 == 1) {
1311                 free_space_for_mpi2(instance);
1312                 instance->unroll.alloc_space_mpi2 = 0;
1313             }
1314         } else {
1315             if (instance->unroll.alloc_space_mfi == 1) {
1316                 if(instance->unroll.alloc_space_mfi == 1) {
1317                     free_space_for_mfi(instance);
1318                     instance->unroll.alloc_space_mfi = 0;
1319                 }
1320             }
1321         }
1322     }
1323     if (instance->unroll.regs == 1) {
1324         if(instance->unroll.regs == 1) {
1325             ddi_regs_map_free(&instance->regmap_handle);
1326             instance->unroll.regs = 0;
1327             con_log(CL_ANN1, (CE_CONT, "ddi_regs_map_free() done."));
1328         }
1329     }

```

```

1183         return (DDI_SUCCESS);
1319     }
1320     __unchanged_portion_omitted__
1321
1322     /*
1323     * ioctl - performs a range of I/O commands for character drivers
1324     * @dev:
1325     * @cmd:
1326     * @arg:
1327     * @mode:
1328     * @credp:
1329     * @rvalp:
1330     */
1331     /* ioctl() routine must make sure that user data is copied into or out of the
1332     * kernel address space explicitly using copyin(), copyout(), ddi_copyin(),
1333     * and ddi_copyout(), as appropriate.
1334     * This is a wrapper routine to serialize access to the actual ioctl routine.
1335     * ioctl() should return 0 on success, or the appropriate error number. The
1336     * driver may also set the value returned to the calling process through rvalp.
1337     */
1338
1339     static int
1340     mrsas_ioctl(dev_t dev, int cmd, intptr_t arg, int mode, cred_t *credp,
1341         int *rvalp)
1342     {
1343         int        rval = 0;
1344
1345         struct mrsas_instance *instance;
1346         struct mrsas_ioctl *ioctl;
1347         struct mrsas_aen aen;
1348         con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1349
1350         instance = ddi_get_soft_state(mrsas_state, MINOR2INST(getminor(dev)));
1351
1352         if (instance == NULL) {
1353             /* invalid minor number */
1354             con_log(CL_ANN, (CE_WARN, "mr_sas: adapter not found."));
1355             return (ENXIO);
1356         }
1357
1358         ioctl = (struct mrsas_ioctl *)kmem_zalloc(sizeof (struct mrsas_ioctl),
1359             KM_SLEEP);
1360         ASSERT(ioctl);
1361         if (ioctl == NULL) {
1362             /* Failed to allocate memory for ioctl */
1363             con_log(CL_ANN, (CE_WARN, "mr_sas_ioctl: failed to allocate memo
1364             return (ENXIO);
1365         }
1366
1367         switch ((uint_t)cmd) {
1368             case MRSAS_IOCTL_FIRMWARE:
1369                 if (ddi_copyin((void *)arg, ioctl,
1370                     sizeof (struct mrsas_ioctl), mode)) {
1371                     con_log(CL_ANN, (CE_WARN, "mrsas_ioctl: "
1372                         "ERROR IOCTL copyin"));
1373                     kmem_free(ioctl, sizeof (struct mrsas_ioctl));
1374                     return (EFAULT);
1375                 }
1376
1377                 if (ioctl->control_code == MRSAS_DRIVER_IOCTL_COMMON) {
1378                     rval = handle_drv_ioctl(instance, ioctl, mode);
1379                 } else {
1380                     rval = handle_mfi_ioctl(instance, ioctl, mode);
1381                 }
1382             }

```

```

1456         if (ddi_copyout((void *)ioctl, (void *)arg,
1457             (sizeof (struct mrsas_ioctl) - 1), mode)) {
1458             con_log(CL_ANN, (CE_WARN,
1459                 "mrsas_ioctl: copy_to_user failed"));
1460             rval = 1;
1461         }
1462         break;
1463     case MRSAS_IOCTL_AEN:
1464         con_log(CL_ANN, (CE_NOTE,
1465             "mrsas_ioctl: IOCTL Register AEN.\n"));
1466         if (ddi_copyin((void *) arg, &aen,
1467             sizeof (struct mrsas_aen), mode)) {
1468             con_log(CL_ANN, (CE_WARN,
1469                 "mrsas_ioctl: ERROR AEN copyin"));
1470             kmem_free(ioctl, sizeof (struct mrsas_ioctl));
1471             return (EFAULT);
1472         }
1473         rval = handle_mfi_aen(instance, &aen);
1474         if (ddi_copyout((void *) &aen, (void *)arg,
1475             sizeof (struct mrsas_aen), mode)) {
1476             con_log(CL_ANN, (CE_WARN,
1477                 "mrsas_ioctl: copy_to_user failed"));
1478             rval = 1;
1479         }
1480         break;
1481     default:
1482         rval = scsi_hba_ioctl(dev, cmd, arg,
1483             mode, credp, rvalp);
1484         con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_ioctl: "
1485             "scsi_hba_ioctl called, ret = %x.", rval));
1486     }
1487     kmem_free(ioctl, sizeof (struct mrsas_ioctl));
1488     return (rval);
1489 }
1490
1491 /*
1492 * *****
1493 * common entry points - for block driver types
1494 * *****
1495 */
1496 #ifdef __sparc
1497 /*
1498 * reset - TBD
1499 * @dip:
1500 * @cmd:
1501 * TBD
1502 */
1503 /* ARGSUSED */
1504 static int
1505 mrsas_reset(dev_info_t *dip, ddi_reset_cmd_t cmd)
1506 {
1507     int instance_no;
1508
1509     struct mrsas_instance *instance;
1510
1511     instance_no = ddi_get_instance(dip);

```

```

1512     instance = (struct mrsas_instance *)ddi_get_soft_state
1513         (mrsas_state, instance_no);
1514
1515     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1516
1517     if (!instance) {
1518         con_log(CL_ANN, (CE_WARN, "mr_sas:%d could not get adapter "
1519             "in reset", instance_no));
1520         return (DDI_FAILURE);
1521     }
1522
1523     instance->func_ptr->disable_intr(instance);
1524
1525     con_log(CL_ANN1, (CE_CONT, "flushing cache for instance %d",
1526         instance_no));
1527
1528     flush_cache(instance);
1529
1530     return (DDI_SUCCESS);
1531 }
1532 #else /* __sparc */
1533
1534 /* ARGSUSED */
1535 static int
1536 mrsas_quiesce(dev_info_t *dip)
1537 {
1538     int instance_no;
1539
1540     struct mrsas_instance *instance;
1541
1542     instance_no = ddi_get_instance(dip);
1543     instance = (struct mrsas_instance *)ddi_get_soft_state
1544         (mrsas_state, instance_no);
1545
1546     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1547
1548     if (!instance) {
1549         con_log(CL_ANN1, (CE_WARN, "mr_sas:%d could not get adapter "
1550             "in quiesce", instance_no));
1551         return (DDI_FAILURE);
1552     }
1553
1554     if (instance->deadadapter || instance->adapterresetinprogress) {
1555         con_log(CL_ANN1, (CE_WARN, "mr_sas:%d adapter is not in "
1556             "healthy state", instance_no));
1557         return (DDI_FAILURE);
1558     }
1559
1560     if (abort_aen_cmd(instance, instance->aen_cmd)) {
1561         con_log(CL_ANN1, (CE_WARN, "mrsas_quiesce: "
1562             "failed to abort previous AEN command QUIESCE"));
1563     }
1564
1565     if (instance->tbolt) {
1566         if (abort_syncmap_cmd(instance,
1567             instance->map_update_cmd)) {
1568             cmn_err(CE_WARN,
1569                 "mrsas_detach: failed to abort "
1570                 "previous syncmap command");
1571             return (DDI_FAILURE);
1572         }
1573     }
1574
1575     instance->func_ptr->disable_intr(instance);

```

```

1582     con_log(CL_ANN1, (CE_CONT, "flushing cache for instance %d",
1583         instance_no));

1585     flush_cache(instance);

1587     if (wait_for_outstanding(instance)) {
1588         con_log(CL_ANN1,
1589             (CE_CONT, "wait_for_outstanding: return FAIL.\n"));
1590         con_log(CL_ANN1, (CE_CONT, "wait_for_outstanding: return FAIL.\n
1591             return (DDI_FAILURE);
1592     }
1593 }
1594 #endif /* __sparc */

1596 /*
1597 * *****
1598 *
1599 *                               entry points (SCSI HBA)
1600 * *****
1601 */
1602 /*
1603 */
1604 * tran_tgt_init - initialize a target device instance
1605 * @hba_dip:
1606 * @tgt_dip:
1607 * @tran:
1608 * @sd:
1609 *
1610 * The tran_tgt_init() entry point enables the HBA to allocate and initialize
1611 * any per-target resources. tran_tgt_init() also enables the HBA to qualify
1612 * the device's address as valid and supportable for that particular HBA.
1613 * By returning DDI_FAILURE, the instance of the target driver for that device
1614 * is not probed or attached.
1615 */
1616 /*ARGSUSED*/
1617 static int
1618 mrsas_tran_tgt_init(dev_info_t *hba_dip, dev_info_t *tgt_dip,
1619     scsi_hba_tran_t *tran, struct scsi_device *sd)
1620 {
1621     struct mrsas_instance *instance;
1622     uint16_t tgt = sd->sd_address.a_target;
1623     uint8_t lun = sd->sd_address.a_lun;
1624     dev_info_t *child = NULL;

1626     con_log(CL_DLEVEL2, (CE_NOTE, "mrsas_tgt_init target %d lun %d",
1627         tgt, lun));

1629     instance = ADDR2MR(&sd->sd_address);

1631     if (ndi_dev_is_persistent_node(tgt_dip) == 0) {
1632         /*
1633          * If no persistent node exists, we don't allow .conf node
1634          * to be created.
1635          */
1636         if ((child = mrsas_find_child(instance, tgt, lun)) != NULL) {
1637             con_log(CL_DLEVEL2,
1638                 (CE_NOTE, "mrsas_tgt_init find child = "
1639                     con_log(CL_DLEVEL2, (CE_NOTE, "mrsas_tgt_init find child
1640                         " %p t = %d l = %d", (void *)child, tgt, lun));
1641             if (ndi_merge_node(tgt_dip, mrsas_name_node) !=
1642                 DDI_SUCCESS)
1643                 /* Create this .conf node */
1644                 return (DDI_SUCCESS);
1645         }
1646     }
1647     con_log(CL_DLEVEL2, (CE_NOTE, "mrsas_tgt_init in ndi_per "

```

```

1646         "DDI_FAILURE t = %d l = %d", tgt, lun));
1647     return (DDI_FAILURE);

1649 }

1651     con_log(CL_DLEVEL2, (CE_NOTE, "mrsas_tgt_init dev_dip %p tgt_dip %p",
1652         (void *)instance->mr_ld_list[tgt].dip, (void *)tgt_dip));

1654     if (tgt < MRDRV_MAX_LD && lun == 0) {
1655         if (instance->mr_ld_list[tgt].dip == NULL &&
1656             strcmp(ddi_driver_name(sd->sd_dev), "sd") == 0) {
1657             mutex_enter(&instance->config_dev_mtx);
1658             instance->mr_ld_list[tgt].dip = tgt_dip;
1659             instance->mr_ld_list[tgt].lun_type = MRSAS_LD_LUN;
1660             instance->mr_ld_list[tgt].flag = MRDRV_TGT_VALID;
1661             mutex_exit(&instance->config_dev_mtx);
1662         }
1663     }

1665 #ifdef PDSUPPORT
1666     else if (instance->tbolt) {
1667         else if (instance->tbolt) {
1668             if (instance->mr_tbolt_pd_list[tgt].dip == NULL) {
1669                 mutex_enter(&instance->config_dev_mtx);
1670                 instance->mr_tbolt_pd_list[tgt].dip = tgt_dip;
1671                 instance->mr_tbolt_pd_list[tgt].flag =
1672                     MRDRV_TGT_VALID;
1673                 mutex_exit(&instance->config_dev_mtx);
1674                 con_log(CL_ANN1, (CE_NOTE, "mrsas_tran_tgt_init:"
1675                     "t%x l%x", tgt, lun));
1676             }
1677         }
1678     }
1679 #endif

1679     return (DDI_SUCCESS);
1680 }

1682 /*ARGSUSED*/
1683 static void
1684 mrsas_tran_tgt_free(dev_info_t *hba_dip, dev_info_t *tgt_dip,
1685     scsi_hba_tran_t *hba_tran, struct scsi_device *sd)
1686 {
1687     struct mrsas_instance *instance;
1688     int tgt = sd->sd_address.a_target;
1689     int lun = sd->sd_address.a_lun;

1691     instance = ADDR2MR(&sd->sd_address);

1693     con_log(CL_DLEVEL2, (CE_NOTE, "tgt_free t = %d l = %d", tgt, lun));

1695     if (tgt < MRDRV_MAX_LD && lun == 0) {
1696         if (instance->mr_ld_list[tgt].dip == tgt_dip) {
1697             mutex_enter(&instance->config_dev_mtx);
1698             instance->mr_ld_list[tgt].dip = NULL;
1699             mutex_exit(&instance->config_dev_mtx);
1700         }
1701     }

1703 #ifdef PDSUPPORT
1704     else if (instance->tbolt) {
1705         else if (instance->tbolt) {
1706             mutex_enter(&instance->config_dev_mtx);
1707             instance->mr_tbolt_pd_list[tgt].dip = NULL;
1708             mutex_exit(&instance->config_dev_mtx);
1709             con_log(CL_ANN1, (CE_NOTE, "tgt_free: Setting dip = NULL"
1710                 "for tgt:%x", tgt));

```

```

1710     }
1711 #endif

1713 }
_____unchanged_portion_omitted_____

1864 /*
1865  * tran_start - transport a SCSI command to the addressed target
1866  * @ap:
1867  * @pkt:
1868  *
1869  * The tran_start() entry point for a SCSI HBA driver is called to transport a
1870  * SCSI command to the addressed target. The SCSI command is described
1871  * entirely within the scsi_pkt structure, which the target driver allocated
1872  * through the HBA driver's tran_init_pkt() entry point. If the command
1873  * involves a data transfer, DMA resources must also have been allocated for
1874  * the scsi_pkt structure.
1875  *
1876  * Return Values :
1877  *   TRAN_BUSY - request queue is full, no more free scbs
1878  *   TRAN_ACCEPT - pkt has been submitted to the instance
1879  */
1880 static int
1881 mrsas_tran_start(struct scsi_address *ap, register struct scsi_pkt *pkt)
1882 {
1883     uchar_t      cmd_done = 0;

1885     struct mrsas_instance *instance = ADDR2MR(ap);
1886     struct mrsas_cmd *cmd;

1888     con_log(CL_DLEVEL1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1889     if (instance->deadadapter == 1) {
1890         con_log(CL_ANN1, (CE_WARN,
1891             "mrsas_tran_start: return TRAN_FATAL_ERROR "
1892             "for IO, as the HBA doesnt take any more IOs"));
1893         if (pkt) {
1894             pkt->pkt_reason = CMD_DEV_GONE;
1895             pkt->pkt_statistics = STAT_DISCON;
1896         }
1897         return (TRAN_FATAL_ERROR);
1898     }

1900     if (instance->adapterresetinprogress) {
1901         con_log(CL_ANN1, (CE_NOTE, "mrsas_tran_start: Reset flag set, "
1902             "returning mfi_pkt and setting TRAN_BUSY\n"));
1903         return (TRAN_BUSY);
1904     }

1906     con_log(CL_ANN1, (CE_CONT, "chkpnt:%s:%d:SCSI CDB[0]=0x%x time:%x",
1907         __func__, __LINE__, pkt->pkt_cdbp[0], pkt->pkt_time));

1909     pkt->pkt_reason = CMD_CMPLT;
1910     *pkt->pkt_scbp = STATUS_GOOD; /* clear arq scsi_status */

1912     cmd = build_cmd(instance, ap, pkt, &cmd_done);

1914     /*
1915     * Check if the command is already completed by the mrsas_build_cmd()
1916     * routine. In which case the busy_flag would be clear and scb will be
1917     * NULL and appropriate reason provided in pkt_reason field
1918     */
1919     if (cmd_done) {
1920         pkt->pkt_reason = CMD_CMPLT;
1921         pkt->pkt_scbp[0] = STATUS_GOOD;
1922         pkt->pkt_state |= STATE_GOT_BUS | STATE_GOT_TARGET
1923             | STATE_SENT_CMD;

```

```

1924         if (((pkt->pkt_flags & FLAG_NOINTR) == 0) && pkt->pkt_comp) {
1925             (*pkt->pkt_comp)(pkt);
1926         }

1928         return (TRAN_ACCEPT);
1929     }

1931     if (cmd == NULL) {
1932         return (TRAN_BUSY);
1933     }

1935     if ((pkt->pkt_flags & FLAG_NOINTR) == 0) {
1936         if (instance->fw_outstanding > instance->max_fw_cmds) {
1937             con_log(CL_ANN, (CE_CONT, "mr_sas:Firmware busy"));
1938             DTRACE_PROBE2(start_tran_err,
1939                 uint16_t, instance->fw_outstanding,
1940                 uint16_t, instance->max_fw_cmds);
1941             cmn_err(CE_WARN, "mr_sas:Firmware BUSY, fw_outstanding(%d)
1942                 instance->fw_outstanding, instance->max_
1943                 return mfi_pkt(instance, cmd);
1944             return (TRAN_BUSY);
1945         }
1946     }

1945     /* Synchronize the Cmd frame for the controller */
1946     (void) ddi_dma_sync(cmd->frame_dma_obj.dma_handle, 0, 0,
1947         DDI_DMA_SYNC_FORDEV);
1948     con_log(CL_ANN, (CE_CONT, "issue_cmd_ppc: SCSI CDB[0]=0x%x"
1949         "cmd->index:%x\n", pkt->pkt_cdbp[0], cmd->index));
1950     instance->func_ptr->issue_cmd(cmd, instance);

1952 } else {
1953     struct mrsas_header *hdr = &cmd->frame->hdr;

1955     instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd);

1823     instance->func_ptr-> issue_cmd_in_poll_mode(instance, cmd);

1957     pkt->pkt_reason = CMD_CMPLT;
1958     pkt->pkt_statistics = 0;
1959     pkt->pkt_state |= STATE_XFERRED_DATA | STATE_GOT_STATUS;

1961     switch (ddi_get8(cmd->frame_dma_obj.acc_handle,
1962         &hdr->cmd_status)) {
1963     case MFI_STAT_OK:
1964         pkt->pkt_scbp[0] = STATUS_GOOD;
1965         break;

1967     case MFI_STAT SCSI_DONE_WITH_ERROR:
1968         con_log(CL_ANN, (CE_CONT,
1969             "mrsas_tran_start: scsi done with error"));
1970         pkt->pkt_reason = CMD_CMPLT;
1971         pkt->pkt_statistics = 0;

1973         ((struct scsi_status *)pkt->pkt_scbp)->sts_chk = 1;
1974         break;

1976     case MFI_STAT_DEVICE_NOT_FOUND:
1977         con_log(CL_ANN, (CE_CONT,
1978             "mrsas_tran_start: device not found error"));
1979         pkt->pkt_reason = CMD_DEV_GONE;
1980         pkt->pkt_statistics = STAT_DISCON;
1981         break;

1983     default:
1984         ((struct scsi_status *)pkt->pkt_scbp)->sts_busy = 1;
1985     }

```

```

1987         (void) mrsas_common_check(instance, cmd);
1988         DTRACE_PROBE2(start_nointr_done, uint8_t, hdr->cmd,
1989             uint8_t, hdr->cmd_status);
1990         return_mfi_pkt(instance, cmd);

1992         if (pkt->pkt_comp) {
1993             (*pkt->pkt_comp)(pkt);
1994         }

1996     }

1998     return (TRAN_ACCEPT);
1999 }
    unchanged_portion_omitted_

2025 /*
2026  * tran_reset - reset either the SCSI bus or target
2027  * @ap:
2028  * @level:
2029  *
2030  * The tran_reset() entry point for a SCSI HBA driver is called to reset either
2031  * the SCSI bus or a particular SCSI target device. This entry point is called
2032  * when a target driver calls scsi_reset(). The tran_reset() entry point must
2033  * reset the SCSI bus if level is RESET_ALL. If level is RESET_TARGET, just the
2034  * particular target or logical unit must be reset.
2035  */
2036 /*ARGSUSED*/
2037 static int
2038 mrsas_tran_reset(struct scsi_address *ap, int level)
2039 {
2040     struct mrsas_instance *instance = ADDR2MR(ap);

2042     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

2044     if (wait_for_outstanding(instance)) {
2045         con_log(CL_ANN1,
2046             (CE_CONT, "wait_for_outstanding: return FAIL.\n"));
2047         con_log(CL_ANN1, (CE_CONT, "wait_for_outstanding: return FAIL.\n"));
2048         return (DDI_FAILURE);
2049     } else {
2050         return (DDI_SUCCESS);
2051     }

2053 #if 0
2054 /*
2055  * tran_bus_reset - reset the SCSI bus
2056  * @dip:
2057  * @level:
2058  *
2059  * The tran_bus_reset() vector in the scsi_hba_tran structure should be
2060  * initialized during the HBA driver's attach(). The vector should point to
2061  * an HBA entry point that is to be called when a user initiates a bus reset.
2062  * Implementation is hardware specific. If the HBA driver cannot reset the
2063  * SCSI bus without affecting the targets, the driver should fail RESET_BUS
2064  * or not initialize this vector.
2065  */
2066 /*ARGSUSED*/
2067 static int
2068 mrsas_tran_bus_reset(dev_info_t *dip, int level)
2069 {
2070     int     instance_no = ddi_get_instance(dip);

2072     struct mrsas_instance *instance = ddi_get_soft_state(mrsas_state,
2073         instance_no);

```

```

2075     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

2077     if (wait_for_outstanding(instance)) {
2078         con_log(CL_ANN1,
2079             (CE_CONT, "wait_for_outstanding: return FAIL.\n"));
2080         con_log(CL_ANN1, (CE_CONT, "wait_for_outstanding: return FAIL.\n"));
2081         return (DDI_FAILURE);
2082     } else {
2083         return (DDI_SUCCESS);
2084     }
2085 #endif

2087 /*
2088  * tran_getcap - get one of a set of SCSI-defined capabilities
2089  * @ap:
2090  * @cap:
2091  * @whom:
2092  *
2093  * The target driver can request the current setting of the capability for a
2094  * particular target by setting the whom parameter to nonzero. A whom value of
2095  * zero indicates a request for the current setting of the general capability
2096  * for the SCSI bus or for adapter hardware. The tran_getcap() should return -1
2097  * for undefined capabilities or the current value of the requested capability.
2098  */
2099 /*ARGSUSED*/
2100 static int
2101 mrsas_tran_getcap(struct scsi_address *ap, char *cap, int whom)
2102 {
2103     int     rval = 0;

2105     struct mrsas_instance *instance = ADDR2MR(ap);

2107     con_log(CL_DLEVEL2, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

2109     /* we do allow inquiring about capabilities for other targets */
2110     if (cap == NULL) {
2111         return (-1);
2112     }

2114     switch (scsi_hba_lookup_capstr(cap)) {
2115     case SCSI_CAP_DMA_MAX:
2116         if (instance->tbolt) {
2117             /* Limit to 256k max transfer */
2118             rval = mrsas_tbolt_max_cap_maxxfer;
2119         } else {
2120             /* Limit to 16MB max transfer */
2121             rval = mrsas_max_cap_maxxfer;
2122         }
2123         break;
2124     case SCSI_CAP_MSG_OUT:
2125         rval = 1;
2126         break;
2127     case SCSI_CAP_DISCONNECT:
2128         rval = 0;
2129         break;
2130     case SCSI_CAP_SYNCHRONOUS:
2131         rval = 0;
2132         break;
2133     case SCSI_CAP_WIDE_XFER:
2134         rval = 1;
2135         break;
2136     case SCSI_CAP_TAGGED_QING:
2137         rval = 1;
2138         break;

```

```

2139     case SCSI_CAP_UNTAGGED_QING:
2140         rval = 1;
2141         break;
2142     case SCSI_CAP_PARITY:
2143         rval = 1;
2144         break;
2145     case SCSI_CAP_INITIATOR_ID:
2146         rval = instance->init_id;
2147         break;
2148     case SCSI_CAP_ARQ:
2149         rval = 1;
2150         break;
2151     case SCSI_CAP_LINKED_CMDS:
2152         rval = 0;
2153         break;
2154     case SCSI_CAP_RESET_NOTIFICATION:
2155         rval = 1;
2156         break;
2157     case SCSI_CAP_GEOMETRY:
2158         rval = -1;
2159
2160         break;
2161     default:
2162         con_log(CL_DLEVEL2, (CE_NOTE, "Default cap coming 0x%x",
2163             scsi_hba_lookup_capstr(cap)));
2164         rval = -1;
2165         break;
2166     }
2167
2168     return (rval);
2169 }

```

unchanged_portion_omitted

```

2347 /*
2348  * mrsas_isr(caddr_t)
2349  *
2350  * The Interrupt Service Routine
2351  *
2352  * Collect status for all completed commands and do callback
2353  */
2354 static uint_t
2355 mrsas_isr(struct mrsas_instance *instance)
2356 {
2357     int            need_softintr;
2358     uint32_t       producer;
2359     uint32_t       consumer;
2360     uint32_t       context;
2361     uint32_t       status, value;
2362     int            retval;
2363
2364     struct mrsas_cmd *cmd;
2365     struct mrsas_header *hdr;
2366     struct scsi_pkt *pkt;
2367
2368     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
2369     ASSERT(instance);
2370     if (instance->tbolt) {
2371         mutex_enter(&instance->chip_mtx);
2372         if ((instance->intr_type == DDI_INTR_TYPE_FIXED) &&
2373             !(instance->func_ptr->intr_ack(instance))) {
2374             mutex_exit(&instance->chip_mtx);
2375             return (DDI_INTR_UNCLAIMED);
2376         }
2377         retval = mr_sas_tbolt_process_outstanding_cmd(instance);

```

```

2378         mutex_exit(&instance->chip_mtx);
2379         return (retval);
2380     } else {
2381         if ((instance->intr_type == DDI_INTR_TYPE_FIXED) &&
2382             !instance->func_ptr->intr_ack(instance)) {
2383             return (DDI_INTR_UNCLAIMED);
2384         }
2385     }
2386
2387     (void) ddi_dma_sync(instance->mfi_internal_dma_obj.dma_handle,
2388         0, 0, DDI_DMA_SYNC_FORCPU);
2389
2390     if (mrsas_check_dma_handle(instance->mfi_internal_dma_obj.dma_handle)
2391         != DDI_SUCCESS) {
2392         mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
2393         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
2394         con_log(CL_ANN1, (CE_WARN,
2395             "mr_sas_isr(): FMA check, returning DDI_INTR_UNCLAIMED"));
2396         return (DDI_INTR_UNCLAIMED);
2397     }
2398     con_log(CL_ANN1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
2399
2400 #ifdef OCRDEBUG
2401     if (debug_consecutive_timeout_after_ocr_g == 1) {
2402         con_log(CL_ANN1, (CE_NOTE,
2403             "simulating consecutive timeout after ocr"));
2404         return (DDI_INTR_UNCLAIMED);
2405     }
2406 #endif
2407
2408     mutex_enter(&instance->completed_pool_mtx);
2409     mutex_enter(&instance->cmd_pend_mtx);
2410
2411     producer = ddi_get32(instance->mfi_internal_dma_obj.acc_handle,
2412         instance->producer);
2413     consumer = ddi_get32(instance->mfi_internal_dma_obj.acc_handle,
2414         instance->consumer);
2415
2416     con_log(CL_ANN, (CE_CONT, " producer %x consumer %x ",
2417         producer, consumer));
2418     if (producer == consumer) {
2419         con_log(CL_ANN, (CE_WARN, "producer == consumer case"));
2420         DTRACE_PROBE2(isr_pc_err, uint32_t, producer,
2421             uint32_t, consumer);
2422         mutex_exit(&instance->cmd_pend_mtx);
2423         mutex_exit(&instance->completed_pool_mtx);
2424         return (DDI_INTR_UNCLAIMED);
2425     }
2426
2427     while (consumer != producer) {
2428         context = ddi_get32(instance->mfi_internal_dma_obj.acc_handle,
2429             &instance->reply_queue[consumer]);
2430         cmd = instance->cmd_list[context];
2431
2432         if (cmd->sync_cmd == MRSAS_TRUE) {
2433             hdr = (struct mrsas_header *) &cmd->frame->hdr;
2434             if (hdr) {
2435                 mlist_del_init(&cmd->list);
2436             }
2437         } else {
2438             pkt = cmd->pkt;
2439             if (pkt) {
2440                 mlist_del_init(&cmd->list);
2441             }
2442         }

```

```

2444         mlist_add_tail(&cmd->list, &instance->completed_pool_list);
2446         consumer++;
2447         if (consumer == (instance->max_fw_cmds + 1)) {
2448             consumer = 0;
2449         }
2450     }
2451     ddi_put32(instance->mfi_internal_dma_obj.acc_handle,
2452             instance->consumer, consumer);
2453     mutex_exit(&instance->cmd_pend_mtx);
2454     mutex_exit(&instance->completed_pool_mtx);
2456     (void) ddi_dma_sync(instance->mfi_internal_dma_obj.dma_handle,
2457             0, 0, DDI_DMA_SYNC_FORDEV);
2459     if (instance->softintr_running) {
2460         need_softintr = 0;
2461     } else {
2462         need_softintr = 1;
2463     }
2465     if (instance->isr_level == HIGH_LEVEL_INTR) {
2466         if (need_softintr) {
2467             ddi_trigger_softintr(instance->soft_intr_id);
2468         }
2469     } else {
2470         /*
2471          * Not a high-level interrupt, therefore call the soft level
2472          * interrupt explicitly
2473          */
2474         (void) mrsas_softintr(instance);
2475     }
2477     return (DDI_INTR_CLAIMED);
2478 }

```

```

2481 /*
2482  * *****
2483  *
2484  *                               libraries
2485  *
2486  * *****
2487  */
2488 /*
2489  * get_mfi_pkt : Get a command from the free pool
2490  * After successful allocation, the caller of this routine
2491  * must clear the frame buffer (memset to zero) before
2492  * using the packet further.
2493  *
2494  * ***** Note *****
2495  * After clearing the frame buffer the context id of the
2496  * frame buffer SHOULD be restored back.
2497  */
2498 static struct mrsas_cmd *
2499 get_mfi_pkt(struct mrsas_instance *instance)
2500 {
2501     mlist_t          *head = &instance->cmd_pool_list;
2502     struct mrsas_cmd *cmd = NULL;
2504     mutex_enter(&instance->cmd_pool_mtx);
2505     ASSERT(mutex_owned(&instance->cmd_pool_mtx));
2506     if (!mlist_empty(head)) {
2507         cmd = mlist_entry(head->next, struct mrsas_cmd, list);
2508         mlist_del_init(head->next);

```

```

2509     }
2510     if (cmd != NULL) {
2511         cmd->pkt = NULL;
2512         cmd->retry_count_for_ocr = 0;
2513         cmd->drv_pkt_time = 0;
2515     }
2516     mutex_exit(&instance->cmd_pool_mtx);
2518     return (cmd);
2519 }
2521 static struct mrsas_cmd *
2522 get_mfi_app_pkt(struct mrsas_instance *instance)
2523 {
2524     mlist_t          *head = &instance->app_cmd_pool_list;
2525     struct mrsas_cmd *cmd = NULL;
2527     mutex_enter(&instance->app_cmd_pool_mtx);
2528     ASSERT(mutex_owned(&instance->app_cmd_pool_mtx));
2529     if (!mlist_empty(head)) {
2530         cmd = mlist_entry(head->next, struct mrsas_cmd, list);
2531         mlist_del_init(head->next);
2532     }
2533     if (cmd != NULL) {
2534         if (cmd != NULL) {
2535             cmd->pkt = NULL;
2536             cmd->retry_count_for_ocr = 0;
2537             cmd->drv_pkt_time = 0;
2539         }
2540         mutex_exit(&instance->app_cmd_pool_mtx);
2541         return (cmd);
2542     }
2543     /*
2544      * return_mfi_pkt : Return a cmd to free command pool
2545      */
2546     static void
2547     return_mfi_pkt(struct mrsas_instance *instance, struct mrsas_cmd *cmd)
2548     {
2549         mutex_enter(&instance->cmd_pool_mtx);
2550         /* use mlist_add_tail for debug assistance */
2551         ASSERT(mutex_owned(&instance->cmd_pool_mtx));
2552         mlist_add_tail(&cmd->list, &instance->cmd_pool_list);
2553         mutex_exit(&instance->cmd_pool_mtx);
2554     }
2556     static void
2557     return_mfi_app_pkt(struct mrsas_instance *instance, struct mrsas_cmd *cmd)
2558     {
2559         mutex_enter(&instance->app_cmd_pool_mtx);
2560         ASSERT(mutex_owned(&instance->app_cmd_pool_mtx));
2561         mlist_add(&cmd->list, &instance->app_cmd_pool_list);
2562         mutex_exit(&instance->app_cmd_pool_mtx);
2563     }
2564     void
2565     push_pending_mfi_pkt(struct mrsas_instance *instance, struct mrsas_cmd *cmd)
2566     {
2567         struct scsi_pkt *pkt;
2568         struct mrsas_header *hdr;

```

```

2570     con_log(CL_DLEVEL2, (CE_NOTE, "push_pending_pkt(): Called\n"));
2571     mutex_enter(&instance->cmd_pend_mtx);
2572     ASSERT(mutex_owned(&instance->cmd_pend_mtx));
2573     mlist_del_init(&cmd->list);
2574     mlist_add_tail(&cmd->list, &instance->cmd_pend_list);
2575     if (cmd->sync_cmd == MRSAS_TRUE) {
2576         hdr = (struct mrsas_header *)&cmd->frame->hdr;
2577         if (hdr) {
2578             con_log(CL_ANN1, (CE_CONT,
2579                 "push_pending_mfi_pkt: "
2580                 "cmd %p index %x "
2581                 "time %llx",
2582                 (void *)cmd, cmd->index,
2583                 gethrtime()));
2584             /* Wait for specified interval */
2585             cmd->drv_pkt_time = ddi_get16(
2586                 cmd->frame_dma_obj.acc.handle, &hdr->timeout);
2587             if (cmd->drv_pkt_time < debug_timeout_g)
2588                 cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
2589             con_log(CL_ANN1, (CE_CONT,
2590                 "push_pending_pkt(): "
2591                 "Called IO Timeout Value %x\n",
2592                 cmd->drv_pkt_time));
2593         }
2594         if (hdr && instance->timeout_id == (timeout_id_t)-1) {
2595             instance->timeout_id = timeout(io_timeout_checker,
2596                 (void *) instance, drv_usecHz(MRSAS_1_SECOND));
2597         }
2598     } else {
2599         pkt = cmd->pkt;
2600         if (pkt) {
2601             con_log(CL_ANN1, (CE_CONT,
2602                 "push_pending_mfi_pkt: "
2603                 "cmd %p index %x pkt %p, "
2604                 "time %llx",
2605                 (void *)cmd, cmd->index, (void *)pkt,
2606                 gethrtime()));
2607             cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
2608         }
2609         if (pkt && instance->timeout_id == (timeout_id_t)-1) {
2610             instance->timeout_id = timeout(io_timeout_checker,
2611                 (void *) instance, drv_usecHz(MRSAS_1_SECOND));
2612         }
2613     }
2614     mutex_exit(&instance->cmd_pend_mtx);
2615 }
2616
2617 int
2618 mrsas_print_pending_cmds(struct mrsas_instance *instance)
2619 {
2620     mlist_t *head = &instance->cmd_pend_list;
2621     mlist_t *tmp = head;
2622     struct mrsas_cmd *cmd = NULL;
2623     struct mrsas_header *hdr;
2624     unsigned int flag = 1;
2625     struct scsi_pkt *pkt;
2626     int saved_level;
2627     int cmd_count = 0;
2628
2629     saved_level = debug_level_g;
2630     debug_level_g = CL_ANN1;
2631
2632     cmn_err(CE_NOTE, "mrsas_print_pending_cmds(): Called\n");

```

```

2635     while (flag) {
2636         mutex_enter(&instance->cmd_pend_mtx);
2637         tmp = tmp->next;
2638         if (tmp == head) {
2639             mutex_exit(&instance->cmd_pend_mtx);
2640             flag = 0;
2641             con_log(CL_ANN1, (CE_CONT, "mrsas_print_pending_cmds(): "
2642                 "NO MORE CMDS PENDING...\n"));
2643             con_log(CL_ANN1, (CE_CONT, "mrsas_print_pending_cmds(): "
2644                 break;
2645         } else {
2646             cmd = mlist_entry(tmp, struct mrsas_cmd, list);
2647             mutex_exit(&instance->cmd_pend_mtx);
2648             if (cmd) {
2649                 if (cmd->sync_cmd == MRSAS_TRUE) {
2650                     hdr = (struct mrsas_header *)
2651                         &cmd->frame->hdr;
2652                     hdr = (struct mrsas_header *)&cmd->frame->hdr;
2653                     if (hdr) {
2654                         con_log(CL_ANN1, (CE_CONT,
2655                             "print: cmd %p index 0x%x "
2656                             "drv_pkt_time 0x%x (NO-PKT)"
2657                             " hdr %p\n", (void *)cmd,
2658                             cmd->index,
2659                             cmd->drv_pkt_time,
2660                             (void *)hdr));
2661                         "print: cmd %p index 0x%x drv_pkt_ti"
2662                         (void *)cmd, cmd->index, cmd->drv_pk
2663                     }
2664                 } else {
2665                     pkt = cmd->pkt;
2666                     if (pkt) {
2667                         con_log(CL_ANN1, (CE_CONT,
2668                             "print: cmd %p index 0x%x "
2669                             "drv_pkt_time 0x%x pkt %p\n",
2670                             (void *)cmd, cmd->index,
2671                             cmd->drv_pkt_time, (void *)pkt));
2672                         "print: cmd %p index 0x%x drv_pkt_ti"
2673                         (void *)cmd, cmd->index, cmd->drv_p
2674                     }
2675                 }
2676             }
2677             if (++cmd_count == 1) {
2678                 mrsas_print_cmd_details(instance, cmd,
2679                     0xDD);
2680             } else {
2681                 mrsas_print_cmd_details(instance, cmd,
2682                     1);
2683             }
2684             if (++cmd_count == 1)
2685                 mrsas_print_cmd_details(instance, cmd, 0
2686             else
2687                 mrsas_print_cmd_details(instance, cmd, 1
2688         }
2689     }
2690     con_log(CL_ANN1, (CE_CONT, "mrsas_print_pending_cmds(): Done\n"));
2691
2692     debug_level_g = saved_level;
2693     return (DDI_SUCCESS);
2694 }
2695
2696 unchanged_portion_omitted

```

```

2755 void
2756 mrsas_print_cmd_details(struct mrsas_instance *instance, struct mrsas_cmd *cmd,
2757     int detail)
2758 {
2759     struct mrsas_cmd *cmd;
2760     struct mrsas_instance *instance;
2761     struct mrsas_cmd *cmd;
2762     int detail;
2763     struct scsi_pkt *pkt = cmd->pkt;
2764     Mpi2RaidSCSIIORequest_t *scsi_io = cmd->scsi_io_request;
2765     int i;
2766     MPI2_SCSI_IO_VENDOR_UNIQUE *raidContext;
2767     uint8_t *cdb_p;
2768     char str[100], *strp;
2769     int i, j, len;
2770     int saved_level;
2771     ddi_acc_handle_t acc_handle =
2772         instance->mpi2_frame_pool_dma_obj.acc_handle;
2773
2774     if (detail == 0xDD) {
2775         saved_level = debug_level_g;
2776         debug_level_g = CL_ANN1;
2777     }
2778
2779     if (instance->tbolt) {
2780         con_log(CL_ANN1, (CE_CONT, "print_cmd_details: cmd %p "
2781             "cmd->index 0x%x SMID 0x%x timer 0x%x sec\n",
2782             con_log(CL_ANN1, (CE_CONT, "print_cmd_details: cmd %p cmd->index
2783                 (void *)cmd, cmd->index, cmd->SMID, cmd->drv_pkt_time));
2784         } else {
2785             con_log(CL_ANN1, (CE_CONT, "print_cmd_details: cmd %p "
2786                 "cmd->index 0x%x timer 0x%x sec\n",
2787             } else {
2788                 con_log(CL_ANN1, (CE_CONT, "print_cmd_details: cmd %p cmd->index
2789                     (void *)cmd, cmd->index, cmd->drv_pkt_time));
2790             }
2791
2792     if (pkt) {
2793         if (pkt) {
2794             con_log(CL_ANN1, (CE_CONT, "scsi_pkt CDB[0]=0x%x",
2795                 pkt->pkt_cdbp[0]));
2796         } else {
2797             con_log(CL_ANN1, (CE_CONT, "NO-PKT"));
2798         }
2799     }
2800
2801     if ((detail == 0xDD) && instance->tbolt) {
2802         if ((detail == 0xDD) && instance->tbolt) {
2803             con_log(CL_ANN1, (CE_CONT, "RAID_SCSI_IO_REQUEST\n"));
2804             con_log(CL_ANN1, (CE_CONT, "DevHandle=0x%X Function=0x%X "
2805                 "IoFlags=0x%X SGLFlags=0x%X DataLength=0x%X\n",
2806                 ddi_get16(acc_handle, &scsi_io->DevHandle),
2807                 ddi_get8(acc_handle, &scsi_io->Function),
2808                 ddi_get16(acc_handle, &scsi_io->IoFlags),
2809                 ddi_get16(acc_handle, &scsi_io->SGLFlags),
2810                 ddi_get32(acc_handle, &scsi_io->DataLength));
2811             con_log(CL_ANN1, (CE_CONT, "DevHandle=0x%X IoFlags
2812                 ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2813                     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2814                     ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2815                     ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2816                     ddi_get32(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2817
2818     for (i = 0; i < 32; i++) {

```

```

2800         con_log(CL_ANN1, (CE_CONT, "CDB[%d]=0x%x ", i,
2801             ddi_get8(acc_handle, &scsi_io->CDB.CDB32[i])));
2802     }
2803     for(i=0; i < 32; i++)
2804         con_log(CL_ANN1, (CE_CONT, "CDB[%d]=0x%x ", i,
2805             ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_h
2806
2807 con_log(CL_ANN1, (CE_CONT, "RAID-CONTEXT\n"));
2808 con_log(CL_ANN1, (CE_CONT, "status=0x%X extStatus=0x%X "
2809     "ldTargetId=0x%X timeoutValue=0x%X regLockFlags=0x%X "
2810     "RAIDFlags=0x%X regLockRowLBA=0x%X PRIU64
2811     " regLockLength=0x%X spanArm=0x%X\n",
2812     ddi_get8(acc_handle, &scsi_io->RaidContext.status),
2813     ddi_get8(acc_handle, &scsi_io->RaidContext.extStatus),
2814     ddi_get16(acc_handle, &scsi_io->RaidContext.ldTargetId),
2815     ddi_get16(acc_handle, &scsi_io->RaidContext.timeoutValue),
2816     ddi_get8(acc_handle, &scsi_io->RaidContext.regLockFlags),
2817     ddi_get8(acc_handle, &scsi_io->RaidContext.RAIDFlags),
2818     ddi_get64(acc_handle, &scsi_io->RaidContext.regLockRowLBA),
2819     ddi_get32(acc_handle, &scsi_io->RaidContext.regLockLength),
2820     ddi_get8(acc_handle, &scsi_io->RaidContext.spanArm)));
2821     con_log(CL_ANN1, (CE_CONT, "status=0x%X extStatus=0x%X ldTargetI
2822     "regLockFlags=0x%X RAIDFlags=0x%X regLockRowLBA=0x%lX re
2823     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2824     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2825     ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2826     ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2827     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2828     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2829     ddi_get64(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2830     ddi_get32(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2831     ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle, &
2832
2833     }
2834
2835     if (detail == 0xDD) {
2836         debug_level_g = saved_level;
2837     }
2838
2839     return;
2840 }
2841
2842 int
2843 mrsas_issue_pending_cmds(struct mrsas_instance *instance)
2844 {
2845     mlist_t *head = &instance->cmd_pend_list;
2846     mlist_t *tmp = head->next;
2847     struct mrsas_cmd *cmd = NULL;
2848     struct scsi_pkt *pkt;
2849
2850     con_log(CL_ANN1, (CE_NOTE, "mrsas_issue_pending_cmds(): Called"));
2851     while (tmp != head) {
2852         mutex_enter(&instance->cmd_pend_mtx);
2853         cmd = mlist_entry(tmp, struct mrsas_cmd, list);
2854         tmp = tmp->next;
2855         mutex_exit(&instance->cmd_pend_mtx);
2856         if (cmd) {
2857             con_log(CL_ANN1, (CE_CONT,
2858                 "mrsas_issue_pending_cmds(): "
2859                 "Got a cmd: cmd %p index 0x%x drv_pkt_time 0x%x ",
2860                 (void *)cmd, cmd->index, cmd->drv_pkt_time));
2861
2862             /* Reset command timeout value */
2863             if (cmd->drv_pkt_time < debug_timeout_g)

```

```

2848         cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
2849         cmd->drv_pkt_time = (uint16_t)debug_timeout_g;

2850         cmd->retry_count_for_ocr++;

2852         cmn_err(CE_CONT, "cmd retry count = %d\n",
2853                 cmd->retry_count_for_ocr);

2855         if (cmd->retry_count_for_ocr > IO_RETRY_COUNT) {
2856             cmn_err(CE_WARN, "mrsas_issue_pending_cmds(): "
2857                     "cmd->retry_count exceeded limit >%d\n",
2701             cmn_err(CE_WARN,
2702                     "mrsas_issue_pending_cmds(): cmd->retry_
2858                     IO_RETRY_COUNT);
2859             mrsas_print_cmd_details(instance, cmd, 0xDD);

2861             cmn_err(CE_WARN,
2862                     "mrsas_issue_pending_cmds(): "
2863                     "Calling KILL Adapter\n");
2864             if (instance->tbolt)
2865                 mrsas_tbolt_kill_adapter(instance);
2710             (void) mrsas_tbolt_kill_adapter(instance);
2866             else
2867                 (void) mrsas_kill_adapter(instance);
2868             return (DDI_FAILURE);
2869         }

2871         pkt = cmd->pkt;
2872         if (pkt) {
2873             con_log(CL_ANN1, (CE_CONT,
2874                     "PENDING PKT-CMD ISSUE: cmd %p index %x "
2875                     "pkt %p time %llx",
2876                     (void *)cmd, cmd->index,
2877                     (void *)pkt,
2878                     gethrtime()));

2880         } else {
2881             cmn_err(CE_CONT,
2882                     "mrsas_issue_pending_cmds(): NO-PKT, "
2883                     "cmd %p index 0x%x drv_pkt_time 0x%x ",
2727             "mrsas_issue_pending_cmds(): "
2728             "NO-PKT, cmd %p index 0x%x drv_pkt_time
2884             (void *)cmd, cmd->index, cmd->drv_pkt_time);
2885         }

2888         if (cmd->sync_cmd == MRSAS_TRUE) {
2889             cmn_err(CE_CONT, "mrsas_issue_pending_cmds(): "
2890                     "SYNC_CMD == TRUE \n");
2891             instance->func_ptr->issue_cmd_in_sync_mode(
2892                 instance, cmd);
2734             cmn_err(CE_CONT, "mrsas_issue_pending_cmds(): SY
                instance->func_ptr->issue_cmd_in_sync_mode(insta

2736         } else {
2893             instance->func_ptr->issue_cmd(cmd, instance);
2894         }
2895     }
2896 } else {
2897     con_log(CL_ANN1, (CE_CONT,
2898             "mrsas_issue_pending_cmds: NULL command\n"));
2899 }
2900 con_log(CL_ANN1, (CE_CONT,
2901         "mrsas_issue_pending_cmds: "
2902         "looping for more commands"));
2903 }
2904 con_log(CL_ANN1, (CE_CONT, "mrsas_issue_pending_cmds(): DONE\n"));

```

```

2905         return (DDI_SUCCESS);
2906     }
    _____ unchanged_portion_omitted _____

3113 void
3114 mrsas_free_cmd_pool(struct mrsas_instance *instance)
3115 {
3116     int i;
3117     uint32_t max_cmd;
3118     size_t sz;

3120     /* already freed */
3121     if (instance->cmd_list == NULL) {
3122         return;
3123     }

3125     max_cmd = instance->max_fw_cmds;

3127     /* size of cmd_list array */
3128     sz = sizeof (struct mrsas_cmd *) * max_cmd;

3130     /* First free each cmd */
3131     for (i = 0; i < max_cmd; i++) {
3132         if (instance->cmd_list[i] != NULL) {
3133             kmem_free(instance->cmd_list[i],
3134                 sizeof (struct mrsas_cmd));
3135         }
2976         if (instance->cmd_list[i] != NULL)
2977             kmem_free(instance->cmd_list[i], sizeof (struct mrsas_cmd

3137         instance->cmd_list[i] = NULL;
3138     }

3140     /* Now, free cmd_list array */
3141     if (instance->cmd_list != NULL)
3142         kmem_free(instance->cmd_list, sz);
2984     kmem_free(instance->cmd_list, sz);

3144     instance->cmd_list = NULL;

3146     INIT_LIST_HEAD(&instance->cmd_pool_list);
3147     INIT_LIST_HEAD(&instance->cmd_pend_list);
3148     if (instance->tbolt) {
3149         INIT_LIST_HEAD(&instance->cmd_app_pool_list);
3150     } else {
2992     }
2993     else {
3151         INIT_LIST_HEAD(&instance->app_cmd_pool_list);
3152     }

3154 }

3157 /*
3158  * mrsas_alloc_cmd_pool
3159  */
3160 int
3161 mrsas_alloc_cmd_pool(struct mrsas_instance *instance)
3162 {
3163     int i;
3164     int count;
3165     uint32_t max_cmd;
3166     uint32_t reserve_cmd;
3167     size_t sz;

```

```

3169     struct mrsas_cmd      *cmd;

3171     max_cmd = instance->max_fw_cmds;
3172     con_log(CL_ANN1, (CE_NOTE, "mrsas_alloc_cmd_pool: "
3173         "max_cmd %x", max_cmd));

3176     sz = sizeof (struct mrsas_cmd *) * max_cmd;

3178     /*
3179      * instance->cmd_list is an array of struct mrsas_cmd pointers.
3180      * Allocate the dynamic array first and then allocate individual
3181      * commands.
3182      */
3183     instance->cmd_list = kmem_zalloc(sz, KM_SLEEP);
3184     ASSERT(instance->cmd_list);
3185     if (instance->cmd_list == NULL) {
3186         con_log(CL_NONE, (CE_WARN,
3187             "Failed to allocate memory for cmd_list"));
3188         return (DDI_FAILURE);
3189     }

3186     /* create a frame pool and assign one frame to each cmd */
3187     for (count = 0; count < max_cmd; count++) {
3188         instance->cmd_list[count] =
3189             kmem_zalloc(sizeof (struct mrsas_cmd), KM_SLEEP);
3190         ASSERT(instance->cmd_list[count]);
3191         instance->cmd_list[count] = kmem_zalloc(sizeof (struct mrsas_cmd
3192             KM_SLEEP);
3193         if (instance->cmd_list[count] == NULL) {
3194             con_log(CL_NONE, (CE_WARN,
3195                 "Failed to allocate memory for mrsas_cmd"));
3196             goto mrsas_undo_cmds;
3197         }
3198     }

3199     /* add all the commands to command pool */

3195     INIT_LIST_HEAD(&instance->cmd_pool_list);
3196     INIT_LIST_HEAD(&instance->cmd_pend_list);
3197     INIT_LIST_HEAD(&instance->app_cmd_pool_list);

3199     reserve_cmd = MRSAS_APP_RESERVED_CMDS;

3201     for (i = 0; i < reserve_cmd; i++) {
3202         cmd = instance->cmd_list[i];
3203         cmd->index = i;
3204         mlist_add_tail(&cmd->list, &instance->app_cmd_pool_list);
3205     }

3208     for (i = reserve_cmd; i < max_cmd; i++) {
3209         cmd = instance->cmd_list[i];
3210         cmd->index = i;
3211         mlist_add_tail(&cmd->list, &instance->cmd_pool_list);
3212     }

3214     return (DDI_SUCCESS);

3216 mrsas_undo_cmds:
3217     if (count > 0) {
3218         /* free each cmd */
3219         for (i = 0; i < count; i++) {
3220             if (instance->cmd_list[i] != NULL) {
3221                 kmem_free(instance->cmd_list[i],
3222                     sizeof (struct mrsas_cmd));

```

```

3223     }
3271     if (instance->cmd_list[i] != NULL)
3272         kmem_free(instance->cmd_list[i], sizeof (struct m
3224     instance->cmd_list[i] = NULL;
3225     }
3226 }

3228 mrsas_undo_cmd_list:
3229     if (instance->cmd_list != NULL)
3230         kmem_free(instance->cmd_list, sz);
3231     instance->cmd_list = NULL;

3233     return (DDI_FAILURE);
3234 }
    unchanged_portion_omitted

3260 /*
3261  * alloc_space_for_mfi
3262  */
3263 static int
3264 alloc_space_for_mfi(struct mrsas_instance *instance)
3265 {
3266     /* Allocate command pool (memory for cmd_list & individual commands) */
3267     /* Allocate command pool (memory for cmd_list & individual commands) */
3268     if (mrsas_alloc_cmd_pool(instance) {
3269         cmn_err(CE_WARN, "error creating cmd pool");
3270         return (DDI_FAILURE);
3271     }

3272     /* Allocate MFI Frame pool */
3273     if (create_mfi_frame_pool(instance) {
3274         cmn_err(CE_WARN, "error creating frame DMA pool");
3275         goto mfi_undo_cmd_pool;
3276     }

3278     /* Allocate additional DMA buffer */
3279     if (alloc_additional_dma_buffer(instance) {
3280         cmn_err(CE_WARN, "error creating frame DMA pool");
3281         goto mfi_undo_frame_pool;
3282     }

3284     return (DDI_SUCCESS);

3286 mfi_undo_frame_pool:
3287     destroy_mfi_frame_pool(instance);

3289 mfi_undo_cmd_pool:
3290     mrsas_free_cmd_pool(instance);

3292     return (DDI_FAILURE);
3293 }

3297 /*
3298  * get_ctrl_info
3299  */
3300 static int
3301 get_ctrl_info(struct mrsas_instance *instance,
3302     struct mrsas_ctrl_info *ctrl_info)
3303 {
3304     int     ret = 0;

3306     struct mrsas_cmd      *cmd;
3307     struct mrsas_dcmd_frame *dcmd;

```

```

3308     struct mrsas_ctrl_info *ci;

3310     if (instance->tbolt) {
3311         if(instance->tbolt) {
3312             cmd = get_raid_msg_mfi_pkt(instance);
3313         } else {
3314             cmd = get_mfi_pkt(instance);
3315         }
3316     } if (!cmd) {
3317         con_log(CL_ANN, (CE_WARN,
3318             "Failed to get a cmd for ctrl info"));
3319         DTRACE_PROBE2(info_mfi_err, uint16_t, instance->fw_outstanding,
3320             uint16_t, instance->max_fw_cmds);
3321         cmn_err(CE_WARN,
3322             "Failed to get a cmd from free-pool in get_ctrl_info(). fw_o
instance->fw_outstanding, instance->max_fw_cmds)
3323     }
3324     return (DDI_FAILURE);

3325     /* Clear the frame buffer and assign back the context id */
3326     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3327     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3328         cmd->index);

3329     dcmd = &cmd->frame->dcmd;

3331     ci = (struct mrsas_ctrl_info *)instance->internal_buf;

3333     if (!ci) {
3334         cmn_err(CE_WARN,
3335             "Failed to alloc mem for ctrl info");
3336         return_mfi_pkt(instance, cmd);
3337         return (DDI_FAILURE);
3338     }

3340     (void) memset(ci, 0, sizeof (struct mrsas_ctrl_info));

3342     /* for( i = 0; i < DCMD_MBOX_SZ; i++ ) dcmd->mbox.b[i] = 0; */
3343     (void) memset(dcmd->mbox.b, 0, DCMD_MBOX_SZ);

3345     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd, MFI_CMD_OP_DCMD);
3346     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd_status,
3347         MFI_CMD_STATUS_POLL_MODE);
3348     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->sge_count, 1);
3349     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags,
3350         MFI_FRAME_DIR_READ);
3351     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->timeout, 0);
3352     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->data_xfer_len,
3353         sizeof (struct mrsas_ctrl_info));
3354     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->opcode,
3355         MR_DCMD_CTRL_GET_INFO);
3356     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].phys_addr,
3357         instance->internal_buf_dmac_add);
3358     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].length,
3359         sizeof (struct mrsas_ctrl_info));

3361     cmd->frame_count = 1;

3363     if (instance->tbolt) {
3364         mr_sas_tbolt_build_mfi_cmd(instance, cmd);
3365     }

3367     if (!instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {

```

```

3368         ret = 0;

3370         ctrl_info->max_request_size = ddi_get32(
3371             cmd->frame_dma_obj.acc_handle, &ci->max_request_size);

3373         ctrl_info->ld_present_count = ddi_get16(
3374             cmd->frame_dma_obj.acc_handle, &ci->ld_present_count);

3376         ctrl_info->properties.on_off_properties = ddi_get32(
3377             cmd->frame_dma_obj.acc_handle,
3378             ctrl_info->properties.on_off_properties =
3379             ddi_get32(cmd->frame_dma_obj.acc_handle,
3380                 &ci->properties.on_off_properties);
3381             ddi_rep_get8(cmd->frame_dma_obj.acc_handle,
3382                 (uint8_t *)(&ctrl_info->product_name),
3383                 (uint8_t *)(&ci->product_name), 80 * sizeof (char),
3384                 DDI_DEV_AUTOINCR);
3385             /* should get more members of ci with ddi_get when needed */
3386         } else {
3387             cmn_err(CE_WARN, "get_ctrl_info: Ctrl info failed");
3388             ret = -1;
3389         }

3391     if (mrsas_common_check(instance, cmd) != DDI_SUCCESS) {
3392         ret = -1;
3393     }
3394     if (instance->tbolt) {
3395         if(instance->tbolt) {
3396             return_raid_msg_mfi_pkt(instance, cmd);
3397         } else {
3398             return_mfi_pkt(instance, cmd);
3399         }
3400     }

3401     /*
3402     * abort_aen_cmd
3403     */
3404     static int
3405     abort_aen_cmd(struct mrsas_instance *instance,
3406         struct mrsas_cmd *cmd_to_abort)
3407     {
3408         int ret = 0;

3410         struct mrsas_cmd *cmd;
3411         struct mrsas_abort_frame *abort_fr;

3413         con_log(CL_ANN1, (CE_NOTE, "chkpnt: abort_aen:%d", __LINE__));

3415         if (instance->tbolt) {
3416             cmd = get_raid_msg_mfi_pkt(instance);
3417         } else {
3418             cmd = get_mfi_pkt(instance);
3419         }

3421         if (!cmd) {
3422             con_log(CL_ANN1, (CE_WARN,
3423                 "abort_aen_cmd():Failed to get a cmd for abort_aen_cmd"));
3424             DTRACE_PROBE2(abort_mfi_err, uint16_t, instance->fw_outstanding,
3425                 uint16_t, instance->max_fw_cmds);
3426             cmn_err(CE_WARN,
3427                 "Failed to get a cmd from free-pool in abort_aen_cmd(). fw_o
instance->fw_outstanding, instance->max_fw_cmds)
3428         }

```

```

3426         return (DDI_FAILURE);
3427     }

3429     /* Clear the frame buffer and assign back the context id */
3430     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3431     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3432             cmd->index);

3434     abort_fr = &cmd->frame->abort;

3436     /* prepare and issue the abort frame */
3437     ddi_put8(cmd->frame_dma_obj.acc_handle,
3438             &abort_fr->cmd, MFI_CMD_OP_ABORT);
3439     ddi_put8(cmd->frame_dma_obj.acc_handle, &abort_fr->cmd_status,
3440             MFI_CMD_STATUS_SYNC_MODE);
3441     ddi_put16(cmd->frame_dma_obj.acc_handle, &abort_fr->flags, 0);
3442     ddi_put32(cmd->frame_dma_obj.acc_handle, &abort_fr->abort_context,
3443             cmd_to_abort->index);
3444     ddi_put32(cmd->frame_dma_obj.acc_handle,
3445             &abort_fr->abort_mfi_phys_addr_lo, cmd_to_abort->frame_phys_addr);
3446     ddi_put32(cmd->frame_dma_obj.acc_handle,
3447             &abort_fr->abort_mfi_phys_addr_hi, 0);

3449     instance->aen_cmd->abort_aen = 1;

3451     cmd->frame_count = 1;

3453     if (instance->tbolt) {
3454         mr_sas_tbolt_build_mfi_cmd(instance, cmd);
3455     }

3457     if (instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
3458         con_log(CL_ANN1, (CE_WARN,
3459             "abort_aen_cmd: issue_cmd_in_poll_mode failed"));
3460         ret = -1;
3461     } else {
3462         ret = 0;
3463     }

3465     instance->aen_cmd->abort_aen = 1;
3466     instance->aen_cmd = 0;

3468     if (instance->tbolt) {
3469         return_raid_msg_mfi_pkt(instance, cmd);
3470     } else {
3471         return_mfi_pkt(instance, cmd);
3472     }

3474     atomic_add_16(&instance->fw_outstanding, (-1));

3476     return (ret);
3477 }

3480 static int
3481 mrsas_build_init_cmd(struct mrsas_instance *instance,
3482     struct mrsas_cmd **cmd_ptr)
3483 {
3484     struct mrsas_cmd *cmd;
3485     struct mrsas_init_frame *init_frame;
3486     struct mrsas_init_queue_info *initq_info;
3487     struct mrsas_drv_ver drv_ver_info;

3490     /*

```

```

3491     * Prepare a init frame. Note the init frame points to queue info
3492     * structure. Each frame has SGL allocated after first 64 bytes. For
3493     * this frame - since we don't need any SGL - we use SGL's space as
3494     * queue info structure
3495     */
3496     cmd = *cmd_ptr;

3499     /* Clear the frame buffer and assign back the context id */
3500     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3501     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3502             cmd->index);

3504     init_frame = (struct mrsas_init_frame *)cmd->frame;
3505     initq_info = (struct mrsas_init_queue_info *)
3506             ((unsigned long)init_frame + 64);

3508     (void) memset(init_frame, 0, MRMFI_FRAME_SIZE);
3509     (void) memset(initq_info, 0, sizeof (struct mrsas_init_queue_info));

3511     ddi_put32(cmd->frame_dma_obj.acc_handle, &initq_info->init_flags, 0);

3513     ddi_put32(cmd->frame_dma_obj.acc_handle,
3514             &initq_info->reply_queue_entries, instance->max_fw_cmds + 1);

3516     ddi_put32(cmd->frame_dma_obj.acc_handle,
3517             &initq_info->producer_index_phys_addr_hi, 0);
3518     ddi_put32(cmd->frame_dma_obj.acc_handle,
3519             &initq_info->producer_index_phys_addr_lo,
3520             instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address);

3522     ddi_put32(cmd->frame_dma_obj.acc_handle,
3523             &initq_info->consumer_index_phys_addr_hi, 0);
3524     ddi_put32(cmd->frame_dma_obj.acc_handle,
3525             &initq_info->consumer_index_phys_addr_lo,
3526             instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address + 4);

3528     ddi_put32(cmd->frame_dma_obj.acc_handle,
3529             &initq_info->reply_queue_start_phys_addr_hi, 0);
3530     ddi_put32(cmd->frame_dma_obj.acc_handle,
3531             &initq_info->reply_queue_start_phys_addr_lo,
3532             instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address + 8);

3534     ddi_put8(cmd->frame_dma_obj.acc_handle,
3535             &init_frame->cmd, MFI_CMD_OP_INIT);
3536     ddi_put8(cmd->frame_dma_obj.acc_handle, &init_frame->cmd_status,
3537             MFI_CMD_STATUS_POLL_MODE);
3538     ddi_put16(cmd->frame_dma_obj.acc_handle, &init_frame->flags, 0);
3539     ddi_put32(cmd->frame_dma_obj.acc_handle,
3540             &init_frame->queue_info_new_phys_addr_lo,
3541             cmd->frame_phys_addr + 64);
3542     ddi_put32(cmd->frame_dma_obj.acc_handle,
3543             &init_frame->queue_info_new_phys_addr_hi, 0);

3546     /* fill driver version information */
3547     /* fill driver version information */
3548     fill_up_drv_ver(&drv_ver_info);

3549     /* allocate the driver version data transfer buffer */
3550     instance->drv_ver_dma_obj.size = sizeof (drv_ver_info.drv_ver);
3551     instance->drv_ver_dma_obj.dma_attr = mrsas_generic_dma_attr;
3552     instance->drv_ver_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFU;
3553     instance->drv_ver_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFU;
3554     instance->drv_ver_dma_obj.dma_attr.dma_attr_sgllen = 1;

```

```

3555     instance->drv_ver_dma_obj.dma_attr.dma_attr_align = 1;

3557     if (mrsas_alloc_dma_obj(instance, &instance->drv_ver_dma_obj,
3558         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
3559         con_log(CL_ANN, (CE_WARN,
3560             "init_mfi: Could not allocate driver version buffer."));
3561         return (DDI_FAILURE);
3562     }
3563     /* copy driver version to dma buffer */
3564     (void) memset(instance->drv_ver_dma_obj.buffer, 0,
3565         sizeof(drv_ver_info.drv_ver));
3566     /* copy driver version to dma buffer */
3567     (void) memset(instance->drv_ver_dma_obj.buffer, 0, sizeof(drv_ver_info.drv_ver));
3568     ddi_rep_put8(cmd->frame_dma_obj.acc_handle,
3569         (uint8_t *)drv_ver_info.drv_ver,
3570         (uint8_t *)instance->drv_ver_dma_obj.buffer,
3571         sizeof(drv_ver_info.drv_ver), DDI_DEV_AUTOINCR);
3572     sizeof(drv_ver_info.drv_ver), DDI_DEV_AUTOINCR);

3572     /* copy driver version physical address to init frame */
3573     ddi_put64(cmd->frame_dma_obj.acc_handle, &init_frame->driverversion,
3574         instance->drv_ver_dma_obj.dma_cookie[0].dmac_address);
3575     /* copy driver version physical address to init frame */
3576     ddi_put64(cmd->frame_dma_obj.acc_handle,
3577         &init_frame->driverversion, instance->drv_ver_dma_obj.dma_cookie[0].

3576     ddi_put32(cmd->frame_dma_obj.acc_handle, &init_frame->data_xfer_len,
3577         sizeof(struct mrsas_init_queue_info));

3579     cmd->frame_count = 1;

3581     *cmd_ptr = cmd;

3583     return (DDI_SUCCESS);
3584 }

3587 /*
3588  * mrsas_init_adapter_ppc - Initialize MFI interface adapter.
3589  */
3590 int
3591 mrsas_init_adapter_ppc(struct mrsas_instance *instance)
3592 {
3593     struct mrsas_cmd *cmd;

3595     /*
3596      * allocate memory for mfi adapter(cmd pool, individual commands, mfi
3597      * frames etc
3598      */
3599     if (alloc_space_for_mfi(instance) != DDI_SUCCESS) {
3600         /* allocate memory for mfi adapter(cmd pool, individual commands, mfi fr
3601         if (alloc_space_for_mfi(instance) != DDI_SUCCESS){
3602             con_log(CL_ANN, (CE_NOTE,
3603                 "Error, failed to allocate memory for MFI adapter"));
3604             return (DDI_FAILURE);
3605         }

3606     /* Build INIT command */
3607     cmd = get_mfi_pkt(instance);

3608     if (mrsas_build_init_cmd(instance, &cmd) != DDI_SUCCESS) {
3609         con_log(CL_ANN,
3610             (CE_NOTE, "Error, failed to build INIT command"));
3611     }
3612     if (mrsas_build_init_cmd(instance, &cmd) != DDI_SUCCESS){

```

```

3449         con_log(CL_ANN, (CE_NOTE,
3450             "Error, failed to build INIT command"));

3612     goto fail_undo_alloc_mfi_space;
3613 }

3615 /*
3616  * Disable interrupt before sending init frame ( see linux driver code)
3617  * send INIT MFI frame in polled mode
3618  */
3619 //Disalbe interrupt before sending init frame ( see linux driver code)
3620 /* send INIT MFI frame in polled mode */
3621 if (instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
3622     con_log(CL_ANN, (CE_WARN, "failed to init firmware"));
3623     goto fail_fw_init;
3624 }

3624     if (mrsas_common_check(instance, cmd) != DDI_SUCCESS)
3625         goto fail_fw_init;
3626     return_mfi_pkt(instance, cmd);

3628     if (ctio_enable &&
3629         (instance->func_ptr->read_fw_status_reg(instance) & 0x04000000)) {
3630         if (instance->func_ptr->read_fw_status_reg(instance) & 0x04000000) {
3631             con_log(CL_ANN, (CE_NOTE, "mr_sas: IEEE SGL's supported"));
3632             instance->flag_ieee = 1;
3633         } else {
3634             instance->flag_ieee = 0;
3635         }

3636     instance->unroll.alloc_space_mfi = 1;
3637     instance->unroll.verBuff = 1;

3639     return (DDI_SUCCESS);

3642 fail_fw_init:
3643     (void) mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);
3644     mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);

3645 fail_undo_alloc_mfi_space:
3646     return_mfi_pkt(instance, cmd);
3647     free_space_for_mfi(instance);

3649     return (DDI_FAILURE);

3651 }

3653 /*
3654  * mrsas_init_adapter - Initialize adapter.
3655  */
3656 int
3657 mrsas_init_adapter(struct mrsas_instance *instance)
3658 {
3659     struct mrsas_ctrl_info ctrl_info;

3662     /* we expect the FW state to be READY */
3663     if (mfi_state_transition_to_ready(instance)) {
3664         con_log(CL_ANN, (CE_WARN, "mr_sas: F/W is not ready"));
3665         return (DDI_FAILURE);
3666     }

3668     /* get various operational parameters from status register */
3669     instance->max_num_sge =

```

```

3670     (instance->func_ptr->read_fw_status_reg(instance) &
3671     0xFF0000) >> 0x10;
3672     instance->max_num_sge =
3673     (instance->max_num_sge > MRSAS_MAX_SGE_CNT) ?
3674     MRSAS_MAX_SGE_CNT : instance->max_num_sge;

3676     /*
3677     * Reduce the max supported cmds by 1. This is to ensure that the
3678     * reply_q_sz (1 more than the max cmd that driver may send)
3679     * does not exceed max cmds that the FW can support
3680     */
3681     instance->max_fw_cmds =
3682     instance->func_ptr->read_fw_status_reg(instance) & 0xFFFF;
3683     instance->max_fw_cmds = instance->max_fw_cmds - 1;

3687     /* Initialize adapter */
3688     if (instance->func_ptr->init_adapter(instance) != DDI_SUCCESS) {
3689         con_log(CL_ANN1, (CE_WARN, "mr_sas: could not initialize adapter"));
3690         (CE_WARN, "mr_sas: "
3520         con_log(CL_ANN1, (CE_WARN, "mr_sas: "
3521         "could not initialize adapter"));
3691         return (DDI_FAILURE);
3692     }

3694     /* gather misc FW related information */
3695     instance->disable_online_ctrl_reset = 0;

3697     if (!get_ctrl_info(instance, &ctrl_info)) {
3698         instance->max_sectors_per_req = ctrl_info.max_request_size;
3699         con_log(CL_ANN1, (CE_NOTE,
3700         "product name %s ld present %d",
3701         ctrl_info.product_name, ctrl_info.ld_present_count));
3702     } else {
3703         instance->max_sectors_per_req = instance->max_num_sge *
3704         PAGE_SIZE / 512;
3705     }

3707     if (ctrl_info.properties.on_off_properties & DISABLE_OCR_PROP_FLAG)
3538     if (ctrl_info.properties.on_off_properties & DISABLE_OCR_PROP_FLAG) {
3708         instance->disable_online_ctrl_reset = 1;
3540         con_log(CL_ANN1, (CE_NOTE,
3541         "Disable online control flag is set\n"));
3542     }
3543     else {
3544         con_log(CL_ANN1, (CE_NOTE,
3545         "Disable online control flag is not set\n"));
3546     }

3710     return (DDI_SUCCESS);

3712 }

3716 static int
3717 mrsas_issue_init_mfi(struct mrsas_instance *instance)
3718 {
3719     struct mrsas_cmd          *cmd;
3720     struct mrsas_init_frame   *init_frame;
3721     struct mrsas_init_queue_info *initq_info;

3723     /*
3724     * Prepare a init frame. Note the init frame points to queue info
3725     * structure. Each frame has SGL allocated after first 64 bytes. For

```

```

3726     * this frame - since we don't need any SGL - we use SGL's space as
3727     * queue info structure
3728     */
3729     con_log(CL_ANN1, (CE_NOTE,
3730     "mrsas_issue_init_mfi: entry\n"));
3731     cmd = get_mfi_app_pkt(instance);

3733     if (!cmd) {
3734         con_log(CL_ANN1, (CE_WARN,
3735         "mrsas_issue_init_mfi: get_pkt failed\n"));
3736         return (DDI_FAILURE);
3737     }

3739     /* Clear the frame buffer and assign back the context id */
3740     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3741     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3742     cmd->index);

3744     init_frame = (struct mrsas_init_frame *)cmd->frame;
3745     initq_info = (struct mrsas_init_queue_info *)
3746     ((unsigned long)init_frame + 64);

3748     (void) memset(init_frame, 0, MRMFI_FRAME_SIZE);
3749     (void) memset(initq_info, 0, sizeof (struct mrsas_init_queue_info));

3751     ddi_put32(cmd->frame_dma_obj.acc_handle, &initq_info->init_flags, 0);

3753     ddi_put32(cmd->frame_dma_obj.acc_handle,
3754     &initq_info->reply_queue_entries, instance->max_fw_cmds + 1);
3755     ddi_put32(cmd->frame_dma_obj.acc_handle,
3756     &initq_info->producer_index_phys_addr_hi, 0);
3757     ddi_put32(cmd->frame_dma_obj.acc_handle,
3758     &initq_info->producer_index_phys_addr_lo,
3759     instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address);
3760     ddi_put32(cmd->frame_dma_obj.acc_handle,
3761     &initq_info->consumer_index_phys_addr_hi, 0);
3762     ddi_put32(cmd->frame_dma_obj.acc_handle,
3763     &initq_info->consumer_index_phys_addr_lo,
3764     instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address + 4);

3766     ddi_put32(cmd->frame_dma_obj.acc_handle,
3767     &initq_info->reply_queue_start_phys_addr_hi, 0);
3768     ddi_put32(cmd->frame_dma_obj.acc_handle,
3769     &initq_info->reply_queue_start_phys_addr_lo,
3770     instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address + 8);

3772     ddi_put8(cmd->frame_dma_obj.acc_handle,
3773     &init_frame->cmd, MFI_CMD_OP_INIT);
3774     ddi_put8(cmd->frame_dma_obj.acc_handle, &init_frame->cmd_status,
3775     MFI_CMD_STATUS_POLL_MODE);
3776     ddi_put16(cmd->frame_dma_obj.acc_handle, &init_frame->flags, 0);
3777     ddi_put32(cmd->frame_dma_obj.acc_handle,
3778     &init_frame->queue_info_new_phys_addr_lo,
3779     cmd->frame_phys_addr + 64);
3780     ddi_put32(cmd->frame_dma_obj.acc_handle,
3781     &init_frame->queue_info_new_phys_addr_hi, 0);

3783     ddi_put32(cmd->frame_dma_obj.acc_handle, &init_frame->data_xfer_len,
3784     sizeof (struct mrsas_init_queue_info));

3786     cmd->frame_count = 1;

3788     /* issue the init frame in polled mode */
3789     if (instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
3790         con_log(CL_ANN1, (CE_WARN,
3791         "mrsas_issue_init_mfi():failed to "

```

```

3792         "init firmware"));
3793         return_mfi_app_pkt(instance, cmd);
3794         return (DDI_FAILURE);
3795     }
3797     if (mrsas_common_check(instance, cmd) != DDI_SUCCESS) {
3798         return_mfi_pkt(instance, cmd);
3799         return (DDI_FAILURE);
3800     }
3802     return_mfi_app_pkt(instance, cmd);
3803     con_log(CL_ANN1, (CE_CONT, "mrsas_issue_init_mfi: Done"));
3805     return (DDI_SUCCESS);
3806 }
3807 /*
3808  * mfi_state_transition_to_ready      : Move the FW to READY state
3809  * @reg_set                          : MFI register set
3810  */
3811 int
3812 mfi_state_transition_to_ready(struct mrsas_instance *instance)
3813 {
3814     int i;
3815     uint8_t max_wait;
3816     uint32_t fw_ctrl = 0;
3817     uint32_t fw_state;
3818     uint32_t cur_state;
3819     uint32_t cur_abs_reg_val;
3820     uint32_t prev_abs_reg_val;
3821     uint32_t status;
3822
3824     cur_abs_reg_val =
3825         instance->func_ptr->read_fw_status_reg(instance);
3826     fw_state =
3827         cur_abs_reg_val & MFI_STATE_MASK;
3828     con_log(CL_ANN1, (CE_CONT,
3829         "mfi_state_transition_to_ready:FW state = 0x%x", fw_state));
3831     while (fw_state != MFI_STATE_READY) {
3832         con_log(CL_ANN, (CE_CONT,
3833             "mfi_state_transition_to_ready:FW state%x", fw_state));
3835         switch (fw_state) {
3836         case MFI_STATE_FAULT:
3837             con_log(CL_ANN, (CE_NOTE,
3838                 "mr_sas: FW in FAULT state!!"));
3840             return (ENODEV);
3841         case MFI_STATE_WAIT_HANDSHAKE:
3842             /* set the CLR bit in IMR0 */
3843             con_log(CL_ANN1, (CE_NOTE,
3844                 "mr_sas: FW waiting for HANDSHAKE"));
3845             /*
3846              * PCI_Hot Plug: MFI F/W requires
3847              * (MFI_INIT_CLEAR_HANDSHAKE|MFI_INIT_HOTPLUG)
3848              * to be set
3849              */
3850             /* WR_IB_MSG_0(MFI_INIT_CLEAR_HANDSHAKE, instance); */
3851             if (!instance->tbolt) {
3852                 WR_IB_DOORBELL(MFI_INIT_CLEAR_HANDSHAKE |
3853                     MFI_INIT_HOTPLUG, instance);
3854             } else {
3855                 WR_RESERVED0_REGISTER(MFI_INIT_CLEAR_HANDSHAKE |
3856                     MFI_INIT_HOTPLUG, instance);
3857             }

```

```

3858         max_wait      = (instance->tbolt == 1) ? 180 : 2;
3859         cur_state      = MFI_STATE_WAIT_HANDSHAKE;
3860         break;
3861     case MFI_STATE_BOOT_MESSAGE_PENDING:
3862         /* set the CLR bit in IMR0 */
3863         con_log(CL_ANN1, (CE_NOTE,
3864             "mr_sas: FW state boot message pending"));
3865         /*
3866          * PCI_Hot Plug: MFI F/W requires
3867          * (MFI_INIT_CLEAR_HANDSHAKE|MFI_INIT_HOTPLUG)
3868          * to be set
3869          */
3870         if (!instance->tbolt) {
3871             WR_IB_DOORBELL(MFI_INIT_HOTPLUG, instance);
3872         } else {
3873             WR_RESERVED0_REGISTER(MFI_INIT_HOTPLUG,
3874                 instance);
3875         }
3876         max_wait      = (instance->tbolt == 1) ? 180 : 10;
3877         cur_state      = MFI_STATE_BOOT_MESSAGE_PENDING;
3878         break;
3879     case MFI_STATE_OPERATIONAL:
3880         /* bring it to READY state; assuming max wait 2 secs */
3881         instance->func_ptr->disable_intr(instance);
3882         con_log(CL_ANN1, (CE_NOTE,
3883             "mr_sas: FW in OPERATIONAL state"));
3884         /*
3885          * PCI_Hot Plug: MFI F/W requires
3886          * (MFI_INIT_READY | MFI_INIT_MFIMODE | MFI_INIT_ABORT)
3887          * to be set
3888          */
3889         /* WR_IB_DOORBELL(MFI_INIT_READY, instance); */
3890         if (!instance->tbolt) {
3891             WR_IB_DOORBELL(MFI_RESET_FLAGS, instance);
3892         } else {
3893             WR_RESERVED0_REGISTER(MFI_RESET_FLAGS,
3894                 instance);
3896             for (i = 0; i < (10 * 1000); i++) {
3897                 status =
3898                     RD_RESERVED0_REGISTER(instance);
3899                 if (status & 1) {
3900                     if (status & 1)
3901                         delay(1 *
3902                             drv_usectohz(MILLISEC));
3903                 } else {
3904                     break;
3905                 }
3907             }
3908             max_wait      = (instance->tbolt == 1) ? 180 : 10;
3909             cur_state      = MFI_STATE_OPERATIONAL;
3910             break;
3911     case MFI_STATE_UNDEFINED:
3912         /* this state should not last for more than 2 seconds */
3913         con_log(CL_ANN1, (CE_NOTE, "FW state undefined"));
3915         max_wait      = (instance->tbolt == 1) ? 180 : 2;
3916         cur_state      = MFI_STATE_UNDEFINED;
3917         break;
3918     case MFI_STATE_BB_INIT:
3919         max_wait      = (instance->tbolt == 1) ? 180 : 2;
3920         cur_state      = MFI_STATE_BB_INIT;
3921         break;

```

```

3922 case MFI_STATE_FW_INIT:
3923     max_wait = (instance->tbolt == 1) ? 180 : 2;
3924     cur_state = MFI_STATE_FW_INIT;
3925     break;
3926 case MFI_STATE_FW_INIT_2:
3927     max_wait = 180;
3928     cur_state = MFI_STATE_FW_INIT_2;
3929     break;
3930 case MFI_STATE_DEVICE_SCAN:
3931     max_wait = 180;
3932     cur_state = MFI_STATE_DEVICE_SCAN;
3933     prev_abs_reg_val = cur_abs_reg_val;
3934     con_log(CL_NONE, (CE_NOTE,
3935         "Device scan in progress ...\n"));
3936     break;
3937 case MFI_STATE_FLUSH_CACHE:
3938     max_wait = 180;
3939     cur_state = MFI_STATE_FLUSH_CACHE;
3940     break;
3941 default:
3942     con_log(CL_ANN1, (CE_NOTE,
3943         "mr_sas: Unknown state 0x%x", fw_state));
3944     return (ENODEV);
3945 }
3946
3947 /* the cur_state should not last for more than max_wait secs */
3948 for (i = 0; i < (max_wait * MILLISEC); i++) {
3949     /* fw_state = RD_0B_MSG_0(instance) & MFI_STATE_MASK; */
3950     cur_abs_reg_val =
3951         instance->func_ptr->read_fw_status_reg(instance);
3952     fw_state = cur_abs_reg_val & MFI_STATE_MASK;
3953
3954     if (fw_state == cur_state) {
3955         delay(1 * drv_usectohz(MILLISEC));
3956     } else { break; }
3957 }
3958
3959 if (fw_state == MFI_STATE_DEVICE_SCAN) {
3960     if (prev_abs_reg_val != cur_abs_reg_val) {
3961         continue;
3962     }
3963 }
3964
3965 /* return error if fw_state hasn't changed after max_wait */
3966 if (fw_state == cur_state) {
3967     con_log(CL_ANN1, (CE_WARN,
3968         "FW state hasn't changed in %d secs", max_wait));
3969     return (ENODEV);
3970 }
3971
3972 };
3973
3974 if (!instance->tbolt) {
3975     fw_ctrl = RD_IB_DOORBELL(instance);
3976     con_log(CL_ANN1, (CE_CONT,
3977         "mfi_state_transition_to_ready:FW ctrl = 0x%x", fw_ctrl));
3978 }
3979
3980 #if 0
3981 /*
3982  * Write 0xF to the doorbell register to do the following.
3983  * - Abort all outstanding commands (bit 0).
3984  * - Transition from OPERATIONAL to READY state (bit 1).
3985  * - Discard (possible) low MFA posted in 64-bit mode (bit-2).
3986  * - Set to release FW to continue running (i.e. BIOS handshake
3987  *   (bit 3).

```

```

3986     /*
3987     if (!instance->tbolt) {
3988         WR_IB_DOORBELL(0xF, instance);
3989     }
3990 #endif
3991
3992 if (mrsas_check_acc_handle(instance->regmap_handle) != DDI_SUCCESS) {
3993     return (EIO);
3994 }
3995
3996 return (DDI_SUCCESS);
3997
3998 /*
3999 * get_seq_num
4000 */
4001 static int
4002 get_seq_num(struct mrsas_instance *instance,
4003     struct mrsas_evt_log_info *eli)
4004 {
4005     int ret = DDI_SUCCESS;
4006
4007     dma_obj_t dcmd_dma_obj;
4008     struct mrsas_cmd *cmd;
4009     struct mrsas_dcmd_frame *dcmd;
4010     struct mrsas_evt_log_info *eli_tmp;
4011     if (instance->tbolt) {
4012         cmd = get_raid_msg_mfi_pkt(instance);
4013     } else {
4014         cmd = get_mfi_pkt(instance);
4015     }
4016
4017 if (!cmd) {
4018     cmn_err(CE_WARN, "mr_sas: failed to get a cmd");
4019     DTRACE_PROBE2(seq_num_mfi_err, uint16_t,
4020         instance->fw_outstanding, uint16_t, instance->max_fw_cmds);
4021     cmn_err(CE_WARN,
4022         "Failed to get a cmd from free-pool in get_seq_num(). fw_out
4023         instance->fw_outstanding, instance->max_fw_cmds);
4024     return (ENOMEM);
4025 }
4026
4027 /* Clear the frame buffer and assign back the context id */
4028 (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
4029 ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
4030     cmd->index);
4031
4032 dcmd = &cmd->frame->dcmd;
4033
4034 /* allocate the data transfer buffer */
4035 dcmd_dma_obj.size = sizeof (struct mrsas_evt_log_info);
4036 dcmd_dma_obj.dma_attr = mrsas_generic_dma_attr;
4037 dcmd_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
4038 dcmd_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
4039 dcmd_dma_obj.dma_attr.dma_attr_sgllen = 1;
4040 dcmd_dma_obj.dma_attr.dma_attr_align = 1;
4041
4042 if (mrsas_alloc_dma_obj(instance, &dcmd_dma_obj,
4043     (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
4044     cmn_err(CE_WARN,
4045         "get_seq_num: could not allocate data transfer buffer.");
4046     return (DDI_FAILURE);
4047 }
4048
4049 (void) memset(dcmd_dma_obj.buffer, 0,
4050     sizeof (struct mrsas_evt_log_info));

```

```

4048     (void) memset(&dcmd->mbox.b, 0, DCMD_MBOX_SZ);

4050     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd, MFI_CMD_OP_DCMD);
4051     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd_status, 0);
4052     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->sge_count, 1);
4053     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags,
4054             MFI_FRAME_DIR_READ);
4055     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->timeout, 0);
4056     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->data_xfer_len,
4057             sizeof(struct mrsas_evt_log_info));
4058     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->opcode,
4059             MR_DCMD_CTRL_EVENT_GET_INFO);
4060     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].length,
4061             sizeof(struct mrsas_evt_log_info));
4062     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].phys_addr,
4063             dcmd_dma_obj.dma_cookie[0].dmac_address);

4065     cmd->sync_cmd = MRSAS_TRUE;
4066     cmd->frame_count = 1;

4068     if (instance->tbolt) {
4069         mr_sas_tbolt_build_mfi_cmd(instance, cmd);
4070     }

4072     if (instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd)) {
4073         cmn_err(CE_WARN, "get_seq_num: "
4074             "failed to issue MRSAS_DCMD_CTRL_EVENT_GET_INFO");
4075         ret = DDI_FAILURE;
4076     } else {
4077         eli_tmp = (struct mrsas_evt_log_info *)dcmd_dma_obj.buffer;
4078         eli->newest_seq_num = ddi_get32(cmd->frame_dma_obj.acc_handle,
4079             &eli_tmp->newest_seq_num);
4080         ret = DDI_SUCCESS;
4081     }

4083     if (mrsas_free_dma_obj(instance, dcmd_dma_obj) != DDI_SUCCESS)
4084         ret = DDI_FAILURE;

4086     if (instance->tbolt) {
4087         return_raid_msg_mfi_pkt(instance, cmd);
4088     } else {
4089         return_mfi_pkt(instance, cmd);
4090     }

4092     return (ret);
4093 }

```

unchanged_portion_omitted

```

4131 /*
4132  * flush_cache
4133  */
4134 static void
4135 flush_cache(struct mrsas_instance *instance)
4136 {
4137     struct mrsas_cmd *cmd = NULL;
4138     struct mrsas_dcmd_frame *dcmd;
4139     uint32_t max_cmd = instance->max_fw_cmds;
4140     if (instance->tbolt) {
4141         cmd = get_raid_msg_mfi_pkt(instance);
4142     } else {
4143         cmd = get_mfi_pkt(instance);
4144     }

4145     if (!cmd) {
4146         con_log(CL_ANN1, (CE_WARN,

```

```

4147         "flush_cache():Failed to get a cmd for flush_cache"));
4148         DTRACE_PROBE2(flush_cache_err, uint16_t,
4149             instance->fw_outstanding, uint16_t, instance->max_fw_cmds);
4150         cmn_err(CE_WARN,
4151             "Failed to get a cmd from free-pool in flush_cache(). fw_out
4152             instance->fw_outstanding, instance->max_fw_cmds)
4153     }
4154     return;
4155 }

4153     /* Clear the frame buffer and assign back the context id */
4154     (void) memset((char *)&dcmd->frame[0], 0, sizeof(union mrsas_frame));
4155     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->frame->hdr.context,
4156         cmd->index);

4158     dcmd = &dcmd->frame->dcmd;

4160     (void) memset(&dcmd->mbox.b, 0, DCMD_MBOX_SZ);

4162     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd, MFI_CMD_OP_DCMD);
4163     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd_status, 0x0);
4164     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->sge_count, 0);
4165     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags,
4166             MFI_FRAME_DIR_NONE);
4167     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->timeout, 0);
4168     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->data_xfer_len, 0);
4169     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->opcode,
4170             MR_DCMD_CTRL_CACHE_FLUSH);
4171     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->mbox.b[0],
4172             MR_FLUSH_CTRL_CACHE | MR_FLUSH_DISK_CACHE);

4174     cmd->frame_count = 1;

4176     if (instance->tbolt) {
4177         mr_sas_tbolt_build_mfi_cmd(instance, cmd);
4178     }

4180     if (instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
4181         con_log(CL_ANN1, (CE_WARN,
4182             "flush_cache: failed to issue MFI_DCMD_CTRL_CACHE_FLUSH"));
4183     }
4184     con_log(CL_ANN1, (CE_CONT, "flush_cache done"));
4185     if (instance->tbolt) {
4186         return_raid_msg_mfi_pkt(instance, cmd);
4187     } else {
4188         return_mfi_pkt(instance, cmd);
4189     }

4191 }

4193 /*
4194  * service_mfi_aen-    Completes an AEN command
4195  * @instance:          Adapter soft state
4196  * @cmd:                Command to be completed
4197  */
4198 void
4199 service_mfi_aen(struct mrsas_instance *instance, struct mrsas_cmd *cmd)
4200 {
4201     uint32_t seq_num;
4202     uint32_t i;
4203     struct mrsas_evt_detail *evt_detail =
4204         (struct mrsas_evt_detail *)instance->mfi_evt_detail_obj.buffer;
4205     int rval = 0;
4206     int tgt = 0;
4207     uint8_t dtype;
4208 #ifdef PDSUPPORT

```

```

4209 mrsas_pd_address_t      *pd_addr;
4210 #endif
4211 ddi_acc_handle_t          acc_handle;

4213 con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

4215 acc_handle = cmd->frame_dma_obj.acc_handle;
4216 cmd->cmd_status = ddi_get8(acc_handle, &cmd->frame->io.cmd_status);
4217 if (cmd->cmd_status == ENODATA) {
4218     cmd->cmd_status = 0;
4219 }

4221 /*
4222  * log the MFI AEN event to the sysevent queue so that
4223  * application will get noticed
4224  */
4225 if (ddi_log_sysevent(instance->dip, DDI_VENDOR_LSI, "LSIMEGA", "SAS",
4226     NULL, NULL, DDI_NOSLEEP) != DDI_SUCCESS) {
4227     int instance_no = ddi_get_instance(instance->dip);
4228     con_log(CL_ANN, (CE_WARN,
4229         "mr_sas%d: Failed to log AEN event", instance_no));
4230 }
4231 /*
4232  * Check for any ld devices that has changed state. i.e. online
4233  * or offline.
4234  */
4235 con_log(CL_ANN1, (CE_CONT,
4236     "AEN: code = %x class = %x locale = %x args = %x",
4237     ddi_get32(acc_handle, &evt_detail->code),
4238     evt_detail->cl.members.class,
4239     ddi_get16(acc_handle, &evt_detail->cl.members.locale),
4240     ddi_get8(acc_handle, &evt_detail->arg.type)));

4242 switch (ddi_get32(acc_handle, &evt_detail->code)) {
4243 case MR_EVT_CFG_CLEARED: {
4244     for (tgt = 0; tgt < MRDRV_MAX_LD; tgt++) {
4245         if (instance->mr_ld_list[tgt].dip != NULL) {
4246             mutex_enter(&instance->config_dev_mtx);
4247             instance->mr_ld_list[tgt].flag =
4248                 (uint8_t)-MRDRV_TGT_VALID;
4249             ~MRDRV_TGT_VALID;
4250             mutex_exit(&instance->config_dev_mtx);
4251             rval = mrsas_service_evt(instance, tgt, 0,
4252                 MRSAS_EVT_UNCONFIG_TGT, NULL);
4253             con_log(CL_ANN1, (CE_WARN,
4254                 "mr_sas: CFG CLEARED AEN rval = %d "
4255                 "tgt id = %d", rval, tgt));
4256         }
4257     }
4258     break;
4259 }

4260 case MR_EVT_LD_DELETED: {
4261     tgt = ddi_get16(acc_handle, &evt_detail->args.ld.target_id);
4262     mutex_enter(&instance->config_dev_mtx);
4263     instance->mr_ld_list[tgt].flag = (uint8_t)-MRDRV_TGT_VALID;
4264     ~MRDRV_TGT_VALID;
4265     mutex_exit(&instance->config_dev_mtx);
4266     rval = mrsas_service_evt(instance,
4267         ddi_get16(acc_handle, &evt_detail->args.ld.target_id), 0,
4268         MRSAS_EVT_UNCONFIG_TGT, NULL);
4269     con_log(CL_ANN1, (CE_WARN, "mr_sas: LD DELETED AEN rval = %d "
4270         "tgt id = %d index = %d", rval,
4271         ddi_get16(acc_handle, &evt_detail->args.ld.target_id),
4272         ddi_get8(acc_handle, &evt_detail->args.ld.ld_index)));
4273     break;

```

```

4273 } /* End of MR_EVT_LD_DELETED */

4275 case MR_EVT_LD_CREATED: {
4276     rval = mrsas_service_evt(instance,
4277         ddi_get16(acc_handle, &evt_detail->args.ld.target_id), 0,
4278         MRSAS_EVT_CONFIG_TGT, NULL);
4279     con_log(CL_ANN1, (CE_WARN, "mr_sas: LD CREATED AEN rval = %d "
4280         "tgt id = %d index = %d", rval,
4281         ddi_get16(acc_handle, &evt_detail->args.ld.target_id),
4282         ddi_get8(acc_handle, &evt_detail->args.ld.ld_index)));
4283     break;
4284 } /* End of MR_EVT_LD_CREATED */

4286 #ifdef PDSUPPORT
4287 case MR_EVT_PD_REMOVED_EXT: {
4288     if (instance->tbolt) {
4289         pd_addr = &evt_detail->args.pd_addr;
4290         dtype = pd_addr->scsi_dev_type;
4291         con_log(CL_DLEVEL1, (CE_NOTE,
4292             "MR_EVT_PD_REMOVED_EXT: dtype = %x, "
4293             "arg_type = %d", dtype, evt_detail->arg_type));
4294         tgt = ddi_get16(acc_handle,
4295             &evt_detail->args.pd.device_id);
4296         tgt = ddi_get16(acc_handle, &evt_detail->args.pd.dev
4297             mutex_enter(&instance->config_dev_mtx);
4298             instance->mr_tbolt_pd_list[tgt].flag =
4299                 (uint8_t)-MRDRV_TGT_VALID;
4300             ~MRDRV_TGT_VALID;
4301             mutex_exit(&instance->config_dev_mtx);
4302             rval = mrsas_service_evt(instance, ddi_get16(
4303                 acc_handle, &evt_detail->args.pd.device_id),
4304                 rval = mrsas_service_evt(instance,
4305                     ddi_get16(acc_handle, &evt_detail->args.pd.device_id),
4306                     1, MRSAS_EVT_UNCONFIG_TGT, NULL);
4307             con_log(CL_ANN1, (CE_WARN, "mr_sas: PD_REMOVED:"
4308                 "rval = %d tgt id = %d", rval,
4309                 ddi_get16(acc_handle,
4310                     &evt_detail->args.pd.device_id)));
4311             }
4312             ddi_get16(acc_handle, &evt_detail->args.pd.device_id));
4313         break;
4314     } /* End of MR_EVT_PD_REMOVED_EXT */
4315 } /* End of MR_EVT_PD_REMOVED_EXT */

4317 case MR_EVT_PD_INSERTED_EXT: {
4318     if (instance->tbolt) {
4319         rval = mrsas_service_evt(instance,
4320             ddi_get16(acc_handle,
4321                 &evt_detail->args.pd.device_id),
4322             ddi_get16(acc_handle, &evt_detail->args.pd.device_id),
4323             1, MRSAS_EVT_CONFIG_TGT, NULL);
4324         con_log(CL_ANN1, (CE_WARN, "mr_sas: PD_INSERTEDi_EXT:"
4325             "rval = %d tgt id = %d", rval,
4326             ddi_get16(acc_handle,
4327                 &evt_detail->args.pd.device_id)));
4328         ddi_get16(acc_handle, &evt_detail->args.pd.device_id
4329             break;
4330     } /* End of MR_EVT_PD_INSERTED_EXT */
4331 } /* End of MR_EVT_PD_INSERTED_EXT */

4333 case MR_EVT_PD_STATE_CHANGE: {
4334     if (instance->tbolt) {
4335         tgt = ddi_get16(acc_handle,

```

```

4328         &evt_detail->args.pd.device_id);
4329         if ((evt_detail->args.pd_state.prevState ==
4330             PD_SYSTEM) &&
4331             tgt = ddi_get16(acc_handle, &evt_detail->args.pd.device_
4332             if ((evt_detail->args.pd_state.prevState == PD_SYSTEM) &
4333                 (evt_detail->args.pd_state.newState != PD_SYSTEM)) {
4334                     mutex_enter(&instance->config_dev_mtx);
4335                     instance->mr_tbolt_pd_list[tgt].flag =
4336                         (uint8_t)-MRDRV_TGT_VALID;
4337                     mutex_exit(&instance->config_dev_mtx);
4338                     rval = mrsas_service_evt(instance,
4339                         ddi_get16(acc_handle,
4340                             &evt_detail->args.pd.device_id),
4341                             1, MRSAS_EVT_UNCONFIG_TGT, NULL);
4342                     con_log(CL_ANN1, (CE_WARN, "mr_sas: PD_REMOVED: "
4343                         "rval = %d tgt id = %d ", rval,
4344                         ddi_get16(acc_handle,
4345                             &evt_detail->args.pd.device_id)));
4346                     break;
4347             }
4348             if ((evt_detail->args.pd_state.prevState
4349                 == UNCONFIGURED_GOOD) &&
4350                 (evt_detail->args.pd_state.newState == PD_SYSTEM)) {
4351                     rval = mrsas_service_evt(instance,
4352                         ddi_get16(acc_handle,
4353                             &evt_detail->args.pd.device_id),
4354                             1, MRSAS_EVT_CONFIG_TGT, NULL);
4355                     con_log(CL_ANN1, (CE_WARN,
4356                         "mr_sas: PD_INSERTED: rval = %d "
4357                         "tgt id = %d ", rval,
4358                         ddi_get16(acc_handle,
4359                             &evt_detail->args.pd.device_id)));
4360                     break;
4361             }
4362         }
4363     #endif
4364 } /* End of Main Switch */
4365
4366 /* get copy of seq_num and class/locale for re-registration */
4367 seq_num = ddi_get32(acc_handle, &evt_detail->seq_num);
4368 seq_num++;
4369 (void) memset(instance->mfi_evt_detail_obj.buffer, 0,
4370             sizeof (struct mrsas_evt_detail));
4371
4372 ddi_put8(acc_handle, &cmd->frame->dcmd.cmd_status, 0x0);
4373 ddi_put32(acc_handle, &cmd->frame->dcmd.mbox.w[0], seq_num);
4374
4375 instance->aen_seq_num = seq_num;
4376
4377 cmd->frame_count = 1;
4378
4379 cmd->retry_count_for_ocr = 0;
4380 cmd->drv_pkt_time = 0;
4381
4382 /* Issue the aen registration frame */
4383 instance->func_ptr->issue_cmd(cmd, instance);
4384 }
4385 }

```

unchanged_portion_omitted

```

4417 /*
4418  * Call this function inside mrsas_softintr.
4419  * mrsas_initiate_ocr_if_fw_is_faulty - Initiates OCR if FW status is faulty
4420  * @instance: Adapter soft state

```

```

4421 */
4422 static uint32_t
4423 mrsas_initiate_ocr_if_fw_is_faulty(struct mrsas_instance *instance)
4424 {
4425     uint32_t cur_abs_reg_val;
4426     uint32_t fw_state;
4427
4428     cur_abs_reg_val = instance->func_ptr->read_fw_status_reg(instance);
4429     fw_state = cur_abs_reg_val & MFI_STATE_MASK;
4430     if (fw_state == MFI_STATE_FAULT) {
4431         if (instance->disable_online_ctrl_reset == 1) {
4432             cmn_err(CE_WARN,
4433                 "mrsas_initiate_ocr_if_fw_is_faulty: "
4434                 "FW in Fault state, detected in ISR: "
4435                 "FW doesn't support ocr ");
4436
4437             return (ADAPTER_RESET_NOT_REQUIRED);
4438         } else {
4439             con_log(CL_ANN, (CE_NOTE,
4440                 "mrsas_initiate_ocr_if_fw_is_faulty: FW in Fault "
4441                 "state, detected in ISR: FW supports ocr ");
4442             "mrsas_initiate_ocr_if_fw_is_faulty: "
4443             "FW in Fault state, detected in ISR: FW supports
4444
4445             return (ADAPTER_RESET_REQUIRED);
4446         }
4447     }
4448     return (ADAPTER_RESET_NOT_REQUIRED);
4449 }
4450
4451 /*
4452  * mrsas_softintr - The Software ISR
4453  * @param arg : HBA soft state
4454  * called from high-level interrupt if hi-level interrupt are not there,
4455  * otherwise triggered as a soft interrupt
4456  */
4457 static uint_t
4458 mrsas_softintr(struct mrsas_instance *instance)
4459 {
4460     struct scsi_pkt *pkt;
4461     struct scsa_cmd *acmd;
4462     struct mrsas_cmd *cmd;
4463     struct mlist_head *pos, *next;
4464     mlist_t process_list;
4465     struct mrsas_header *hdr;
4466     struct scsi_arq_status *arqstat;
4467
4468     con_log(CL_ANN1, (CE_NOTE, "mrsas_softintr() called."));
4469
4470     ASSERT(instance);
4471
4472     mutex_enter(&instance->completed_pool_mtx);
4473
4474     if (mlist_empty(&instance->completed_pool_list)) {
4475         mutex_exit(&instance->completed_pool_mtx);
4476         return (DDI_INTR_CLAIMED);
4477     }
4478
4479     instance->softint_running = 1;
4480
4481     INIT_LIST_HEAD(&process_list);
4482     mlist_splice(&instance->completed_pool_list, &process_list);
4483     INIT_LIST_HEAD(&instance->completed_pool_list);

```

```

4486 mutex_exit(&instance->completed_pool_mtx);
4488 /* perform all callbacks first, before releasing the SCBs */
4489 mlist_for_each_safe(pos, next, &process_list) {
4490     cmd = mlist_entry(pos, struct mrsas_cmd, list);
4492     /* synchronize the Cmd frame for the controller */
4493     (void) ddi_dma_sync(cmd->frame_dma_obj.dma_handle,
4494         0, 0, DDI_DMA_SYNC_FORCPU);
4496     if (mrsas_check_dma_handle(cmd->frame_dma_obj.dma_handle) !=
4497         DDI_SUCCESS) {
4498         mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
4499         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
4500         con_log(CL_ANN1, (CE_WARN,
4501             "mrsas_softintr: "
4502             "FMA check reports DMA handle failure"));
4503         return (DDI_INTR_CLAIMED);
4504     }
4506     hdr = &cmd->frame->hdr;
4508     /* remove the internal command from the process list */
4509     mlist_del_init(&cmd->list);
4511     switch (ddi_get8(cmd->frame_dma_obj.acc_handle, &hdr->cmd)) {
4512     case MFI_CMD_OP_PD_SCSI:
4513     case MFI_CMD_OP_LD_SCSI:
4514     case MFI_CMD_OP_LD_READ:
4515     case MFI_CMD_OP_LD_WRITE:
4516         /*
4517          * MFI_CMD_OP_PD_SCSI and MFI_CMD_OP_LD_SCSI
4518          * could have been issued either through an
4519          * IO path or an IOCTL path. If it was via IOCTL,
4520          * we will send it to internal completion.
4521          */
4522         if (cmd->sync_cmd == MRSAS_TRUE) {
4523             complete_cmd_in_sync_mode(instance, cmd);
4524             break;
4525         }
4527         /* regular commands */
4528         acmd = cmd->cmd;
4529         pkt = CMD2PKT(acmd);
4531         if (acmd->cmd_flags & CFLAG_DMAVALID) {
4532             if (acmd->cmd_flags & CFLAG_CONSISTENT) {
4533                 (void) ddi_dma_sync(acmd->cmd_dmahandle,
4534                     acmd->cmd_dma_offset,
4535                     acmd->cmd_dma_len,
4536                     DDI_DMA_SYNC_FORCPU);
4537             }
4538         }
4540         pkt->pkt_reason = CMD_CMPLT;
4541         pkt->pkt_statistics = 0;
4542         pkt->pkt_state = STATE_GOT_BUS
4543             | STATE_GOT_TARGET | STATE_SENT_CMD
4544             | STATE_XFERRED_DATA | STATE_GOT_STATUS;
4546         con_log(CL_ANN, (CE_CONT,
4547             "CDB[0] = %x completed for %s: size %lx context %x",
4548             pkt->pkt_cdbp[0], ((acmd->islogical) ? "LD" : "PD"),
4549             acmd->cmd_dmacount, hdr->context));
4550         DTRACE_PROBE3(softintr_cdb, uint8_t, pkt->pkt_cdbp[0],

```

```

4551      uint_t, acmd->cmd_cdblen, ulong_t,
4552      acmd->cmd_dmacount);
4553
4554      if (pkt->pkt_cdbp[0] == SCMD_INQUIRY) {
4555          struct scsi_inquiry *inq;
4556
4557          if (acmd->cmd_dmacount != 0) {
4558              bp_mapin(acmd->cmd_buf);
4559              inq = (struct scsi_inquiry *)
4560                  acmd->cmd_buf->b_un.b_addr;
4561
4562              /* don't expose physical drives to OS */
4563              if (acmd->islogical &&
4564                  (hdr->cmd_status == MFI_STAT_OK)) {
4565                  display_scsi_inquiry(
4566                      (caddr_t)inq);
4567              } else if ((hdr->cmd_status ==
4568                          MFI_STAT_OK) && inq->inq_dtype ==
4569                          DTYPE_DIRECT) {
4570
4571                  display_scsi_inquiry(
4572                      (caddr_t)inq);
4573
4574                  /* for physical disk */
4575                  hdr->cmd_status =
4576                      MFI_STAT_DEVICE_NOT_FOUND;
4577              }
4578          }
4579      }
4580
4581      DTRACE_PROBE2(softintr_done, uint8_t, hdr->cmd,
4582                  uint8_t, hdr->cmd_status);
4583
4584      switch (hdr->cmd_status) {
4585      case MFI_STAT_OK:
4586          pkt->pkt_scbp[0] = STATUS_GOOD;
4587          break;
4588      case MFI_STAT_LD_CC_IN_PROGRESS:
4589      case MFI_STAT_LD_RECON_IN_PROGRESS:
4590          pkt->pkt_scbp[0] = STATUS_GOOD;
4591          break;
4592      case MFI_STAT_LD_INIT_IN_PROGRESS:
4593          con_log(CL_ANN,
4594                  (CE_WARN, "Initialization in Progress"));
4595          con_log(CL_ANN, (CE_WARN, "Initialization in Progress"));
4596          pkt->pkt_reason = CMD_TRAN_ERR;
4597          break;
4598      case MFI_STAT SCSI_DONE_WITH_ERROR:
4599          con_log(CL_ANN, (CE_CONT, "scsi_done error"));
4600
4601          pkt->pkt_reason = CMD_CMPLT;
4602          ((struct scsi_status *)
4603              pkt->pkt_scbp)->sts_chk = 1;
4604
4605          if (pkt->pkt_cdbp[0] == SCMD_TEST_UNIT_READY) {
4606              con_log(CL_ANN,
4607                      (CE_WARN, "TEST_UNIT_READY fail"));
4608
4609              con_log(CL_ANN, (CE_WARN, "TEST_UNIT_READY fail"));
4610          } else {
4611              pkt->pkt_state |= STATE_ARQ_DONE;
4612              arqstat = (void *) (pkt->pkt_scbp);
4613              arqstat->sts_rqpkt_reason = CMD_CMPLT;
4614              arqstat->sts_rqpkt_resid = 0;
4615          }
4616      }
4617
4618      return (0);
4619  }
4620
4621  /*
4622   * SCSI command completion
4623   */
4624  void
4625  scsi_cmpl(struct scsi_status *scsi)
4626  {
4627      struct scsi_inquiry *inq;
4628      struct scsi_sense *sense;
4629      struct scsi_status *scsi;
4630      struct scsi_sense *sense;
4631      struct scsi_status *scsi;
4632      struct scsi_sense *sense;
4633      struct scsi_status *scsi;
4634      struct scsi_sense *sense;
4635      struct scsi_status *scsi;
4636      struct scsi_sense *sense;
4637      struct scsi_status *scsi;
4638      struct scsi_sense *sense;
4639      struct scsi_status *scsi;
4640      struct scsi_sense *sense;
4641      struct scsi_status *scsi;
4642      struct scsi_sense *sense;
4643      struct scsi_status *scsi;
4644      struct scsi_sense *sense;
4645      struct scsi_status *scsi;
4646      struct scsi_sense *sense;
4647      struct scsi_status *scsi;
4648      struct scsi_sense *sense;
4649      struct scsi_status *scsi;
4650      struct scsi_sense *sense;
4651      struct scsi_status *scsi;
4652      struct scsi_sense *sense;
4653      struct scsi_status *scsi;
4654      struct scsi_sense *sense;
4655      struct scsi_status *scsi;
4656      struct scsi_sense *sense;
4657      struct scsi_status *scsi;
4658      struct scsi_sense *sense;
4659      struct scsi_status *scsi;
4660      struct scsi_sense *sense;
4661      struct scsi_status *scsi;
4662      struct scsi_sense *sense;
4663      struct scsi_status *scsi;
4664      struct scsi_sense *sense;
4665      struct scsi_status *scsi;
4666      struct scsi_sense *sense;
4667      struct scsi_status *scsi;
4668      struct scsi_sense *sense;
4669      struct scsi_status *scsi;
4670      struct scsi_sense *sense;
4671      struct scsi_status *scsi;
4672      struct scsi_sense *sense;
4673      struct scsi_status *scsi;
4674      struct scsi_sense *sense;
4675      struct scsi_status *scsi;
4676      struct scsi_sense *sense;
4677      struct scsi_status *scsi;
4678      struct scsi_sense *sense;
4679      struct scsi_status *scsi;
4680      struct scsi_sense *sense;
4681      struct scsi_status *scsi;
4682      struct scsi_sense *sense;
4683      struct scsi_status *scsi;
4684      struct scsi_sense *sense;
4685      struct scsi_status *scsi;
4686      struct scsi_sense *sense;
4687      struct scsi_status *scsi;
4688      struct scsi_sense *sense;
4689      struct scsi_status *scsi;
4690      struct scsi_sense *sense;
4691      struct scsi_status *scsi;
4692      struct scsi_sense *sense;
4693      struct scsi_status *scsi;
4694      struct scsi_sense *sense;
4695      struct scsi_status *scsi;
4696      struct scsi_sense *sense;
4697      struct scsi_status *scsi;
4698      struct scsi_sense *sense;
4699      struct scsi_status *scsi;
4700      struct scsi_sense *sense;
4701      struct scsi_status *scsi;
4702      struct scsi_sense *sense;
4703      struct scsi_status *scsi;
4704      struct scsi_sense *sense;
4705      struct scsi_status *scsi;
4706      struct scsi_sense *sense;
4707      struct scsi_status *scsi;
4708      struct scsi_sense *sense;
4709      struct scsi_status *scsi;
4710      struct scsi_sense *sense;
4711      struct scsi_status *scsi;
4712      struct scsi_sense *sense;
4713      struct scsi_status *scsi;
4714      struct scsi_sense *sense;
4715      struct scsi_status *scsi;
4716      struct scsi_sense *sense;
4717      struct scsi_status *scsi;
4718      struct scsi_sense *sense;
4719      struct scsi_status *scsi;
4720      struct scsi_sense *sense;
4721      struct scsi_status *scsi;
4722      struct scsi_sense *sense;
4723      struct scsi_status *scsi;
4724      struct scsi_sense *sense;
4725      struct scsi_status *scsi;
4726      struct scsi_sense *sense;
4727      struct scsi_status *scsi;
4728      struct scsi_sense *sense;
4729      struct scsi_status *scsi;
4730      struct scsi_sense *sense;
4731      struct scsi_status *scsi;
4732      struct scsi_sense *sense;
4733      struct scsi_status *scsi;
4734      struct scsi_sense *sense;
4735      struct scsi_status *scsi;
4736      struct scsi_sense *sense;
4737      struct scsi_status *scsi;
4738      struct scsi_sense *sense;
4739      struct scsi_status *scsi;
4740      struct scsi_sense *sense;
4741      struct scsi_status *scsi;
4742      struct scsi_sense *sense;
4743      struct scsi_status *scsi;
4744      struct scsi_sense *sense;
4745      struct scsi_status *scsi;
4746      struct scsi_sense *sense;
4747      struct scsi_status *scsi;
4748      struct scsi_sense *sense;
4749      struct scsi_status *scsi;
4750      struct scsi_sense *sense;
4751      struct scsi_status *scsi;
4752      struct scsi_sense *sense;
4753      struct scsi_status *scsi;
4754      struct scsi_sense *sense;
4755      struct scsi_status *scsi;
4756      struct scsi_sense *sense;
4757      struct scsi_status *scsi;
4758      struct scsi_sense *sense;
4759      struct scsi_status *scsi;
4760      struct scsi_sense *sense;
4761      struct scsi_status *scsi;
4762      struct scsi_sense *sense;
4763      struct scsi_status *scsi;
4764      struct scsi_sense *sense;
4765      struct scsi_status *scsi;
4766      struct scsi_sense *sense;
4767      struct scsi_status *scsi;
4768      struct scsi_sense *sense;
4769      struct scsi_status *scsi;
4770      struct scsi_sense *sense;
4771      struct scsi_status *scsi;
4772      struct scsi_sense *sense;
4773      struct scsi_status *scsi;
4774      struct scsi_sense *sense;
4775      struct scsi_status *scsi;
4776      struct scsi_sense *sense;
4777      struct scsi_status *scsi;
4778      struct scsi_sense *sense;
4779      struct scsi_status *scsi;
4780      struct scsi_sense *sense;
4781      struct scsi_status *scsi;
4782      struct scsi_sense *sense;
4783      struct scsi_status *scsi;
4784      struct scsi_sense *sense;
4785      struct scsi_status *scsi;
4786      struct scsi_sense *sense;
4787      struct scsi_status *scsi;
4788      struct scsi_sense *sense;
4789      struct scsi_status *scsi;
4790      struct scsi_sense *sense;
4791      struct scsi_status *scsi;
4792      struct scsi_sense *sense;
4793      struct scsi_status *scsi;
4794      struct scsi_sense *sense;
4795      struct scsi_status *scsi;
4796      struct scsi_sense *sense;
4797      struct scsi_status *scsi;
4798      struct scsi_sense *sense;
4799      struct scsi_status *scsi;
4800      struct scsi_sense *sense;
4801      struct scsi_status *scsi;
4802      struct scsi_sense *sense;
4803      struct scsi_status *scsi;
4804      struct scsi_sense *sense;
4805      struct scsi_status *scsi;
4806      struct scsi_sense *sense;
4807      struct scsi_status *scsi;
4808      struct scsi_sense *sense;
4809      struct scsi_status *scsi;
4810      struct scsi_sense *sense;
4811      struct scsi_status *scsi;
4812      struct scsi_sense *sense;
4813      struct scsi_status *scsi;
4814      struct scsi_sense *sense;
4815      struct scsi_status *scsi;
4816      struct scsi_sense *sense;
4817      struct scsi_status *scsi;
4818      struct scsi_sense *sense;
4819      struct scsi_status *scsi;
4820      struct scsi_sense *sense;
4821      struct scsi_status *scsi;
4822      struct scsi_sense *sense;
4823      struct scsi_status *scsi;
4824      struct scsi_sense *sense;
4825      struct scsi_status *scsi;
4826      struct scsi_sense *sense;
4827      struct scsi_status *scsi;
4828      struct scsi_sense *sense;
4829      struct scsi_status *scsi;
4830      struct scsi_sense *sense;
4831      struct scsi_status *scsi;
4832      struct scsi_sense *sense;
4833      struct scsi_status *scsi;
4834      struct scsi_sense *sense;
4835      struct scsi_status *scsi;
4836      struct scsi_sense *sense;
4837      struct scsi_status *scsi;
4838      struct scsi_sense *sense;
4839      struct scsi_status *scsi;
4840      struct scsi_sense *sense;
4841      struct scsi_status *scsi;
4842      struct scsi_sense *sense;
4843      struct scsi_status *scsi;
4844      struct scsi_sense *sense;
4845      struct scsi_status *scsi;

```

```

4613         arqstat->sts_rqpkt_state |=
4614             STATE_GOT_BUS | STATE_GOT_TARGET
4615             | STATE_SENT_CMD
4616             | STATE_XFERRED_DATA;
4617         *(uint8_t *)&arqstat->sts_rqpkt_status =
4618             STATUS_GOOD;
4619         ddi_rep_get8(
4620             cmd->frame_dma_obj.acc_handle,
4621             (uint8_t *)
4622             &(arqstat->sts_sensedata),
4623             cmd->sense,
4624             sizeof (struct scsi_extended_sense),
4625             DDI_DEV_AUTOINCR);
4626     }
4627     break;
4628 case MFI_STAT_LD_OFFLINE:
4629 case MFI_STAT_DEVICE_NOT_FOUND:
4630     con_log(CL_ANN, (CE_CONT,
4631         "mrsas_softintr:device not found error"));
4632     pkt->pkt_reason = CMD_DEV_GONE;
4633     pkt->pkt_statistics = STAT_DISCON;
4634     break;
4635 case MFI_STAT_LD_LBA_OUT_OF_RANGE:
4636     pkt->pkt_state |= STATE_ARQ_DONE;
4637     pkt->pkt_reason = CMD_CMPLT;
4638     ((struct scsi_status *)
4639         pkt->pkt_scbp)->sts_chk = 1;
4641     arqstat = (void *) (pkt->pkt_scbp);
4642     arqstat->sts_rqpkt_reason = CMD_CMPLT;
4643     arqstat->sts_rqpkt_resid = 0;
4644     arqstat->sts_rqpkt_state |= STATE_GOT_BUS
4645         | STATE_GOT_TARGET | STATE_SENT_CMD
4646         | STATE_XFERRED_DATA;
4647     *(uint8_t *)&arqstat->sts_rqpkt_status =
4648         STATUS_GOOD;
4650     arqstat->sts_sensedata.es_valid = 1;
4651     arqstat->sts_sensedata.es_key =
4652         KEY_ILLEGAL_REQUEST;
4653     arqstat->sts_sensedata.es_class =
4654         CLASS_EXTENDED_SENSE;
4656     /*
4657     * LOGICAL BLOCK ADDRESS OUT OF RANGE:
4658     * ASC: 0x21h; ASCQ: 0x00h;
4659     */
4660     arqstat->sts_sensedata.es_add_code = 0x21;
4661     arqstat->sts_sensedata.es_qual_code = 0x00;
4663     break;
4665 default:
4666     con_log(CL_ANN, (CE_CONT, "Unknown status!"));
4667     pkt->pkt_reason = CMD_TRAN_ERR;
4669     break;
4670 }
4672 atomic_add_16(&instance->fw_outstanding, (-1));
4674 (void) mrsas_common_check(instance, cmd);
4676 if (acmd->cmd_dmahandle) {
4677     if (mrsas_check_dma_handle(
4678         acmd->cmd_dmahandle) != DDI_SUCCESS) {

```

```

4679         ddi_fm_service_impact(instance->dip,
4680             DDI_SERVICE_UNAFFECTED);
4681         pkt->pkt_reason = CMD_TRAN_ERR;
4682         pkt->pkt_statistics = 0;
4683     }
4684 }
4686 /* Call the callback routine */
4687 if (((pkt->pkt_flags & FLAG_NOINTR) == 0) &&
4688     pkt->pkt_comp) {
4690     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_softintr: "
4691         "posting to scsa cmd %p index %x pkt %p "
4692         "time %llx", (void *)cmd, cmd->index,
4693         (void *)pkt, gethrtime()));
4694     (*pkt->pkt_comp)(pkt);
4696 }
4698 return_mfi_pkt(instance, cmd);
4699 break;
4701 case MFI_CMD_OP_SMP:
4702 case MFI_CMD_OP_STP:
4703     complete_cmd_in_sync_mode(instance, cmd);
4704     break;
4706 case MFI_CMD_OP_DCMD:
4707     /* see if got an event notification */
4708     if (ddi_get32(cmd->frame_dma_obj.acc_handle,
4709         &cmd->frame->dcmd.opcode) ==
4710         MR_DCMD_CTRL_EVENT_WAIT) {
4711         if ((instance->aen_cmd == cmd) &&
4712             (instance->aen_cmd->abort_aen)) {
4713             con_log(CL_ANN, (CE_WARN,
4714                 "mrsas_softintr: "
4715                 "aborted_aen returned"));
4716         } else {
4717             atomic_add_16(&instance->fw_outstanding,
4718                 (-1));
4719             service_mfi_aen(instance, cmd);
4720         }
4721     } else {
4722         complete_cmd_in_sync_mode(instance, cmd);
4723     }
4725     break;
4727 case MFI_CMD_OP_ABORT:
4728     con_log(CL_ANN, (CE_NOTE, "MFI_CMD_OP_ABORT complete"));
4729     /*
4730     * MFI_CMD_OP_ABORT successfully completed
4731     * in the synchronous mode
4732     */
4733     complete_cmd_in_sync_mode(instance, cmd);
4734     break;
4736 default:
4737     mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
4738     ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
4740     if (cmd->pkt != NULL) {
4741         pkt = cmd->pkt;
4742         if (((pkt->pkt_flags & FLAG_NOINTR) == 0) &&
4743             pkt->pkt_comp) {

```

```

4745         con_log(CL_ANN1, (CE_CONT, "posting to "
4746         "scsa cmd %p index %x pkt %p"
4747         "time %llx, default ", (void *)cmd,
4748         cmd->index, (void *)pkt,
4749         gethrtime()));
4751         (*pkt->pkt_comp)(pkt);
4753     }
4754 }
4755     con_log(CL_ANN, (CE_WARN, "Cmd type unknown !"));
4756     break;
4757 }
4758 }
4760 instance->softint_running = 0;
4762     return (DDI_INTR_CLAIMED);
4763 }
4765 /*
4766  * mrsas_alloc_dma_obj
4767  * Allocate the memory and other resources for an dma object.
4768  */
4769 int
4770 mrsas_alloc_dma_obj(struct mrsas_instance *instance, dma_obj_t *obj,
4771     uchar_t endian_flags)
4772 {
4773     int i;
4774     size_t alen = 0;
4775     uint_t cookie_cnt;
4776     struct ddi_device_acc_attr tmp_endian_attr;
4777
4778     tmp_endian_attr = endian_attr;
4779     tmp_endian_attr.devacc_attr_endian_flags = endian_flags;
4780     tmp_endian_attr.devacc_attr_access = DDI_DEFAULT_ACC;
4781
4782     i = ddi_dma_alloc_handle(instance->dip, &obj->dma_attr,
4783         DDI_DMA_SLEEP, NULL, &obj->dma_handle);
4784     if (i != DDI_SUCCESS) {
4785
4786         switch (i) {
4787             case DDI_DMA_BADATTR :
4788                 con_log(CL_ANN, (CE_WARN,
4789                 "Failed ddi_dma_alloc_handle- Bad attribute"));
4790                 break;
4791             case DDI_DMA_NORESOURCES :
4792                 con_log(CL_ANN, (CE_WARN,
4793                 "Failed ddi_dma_alloc_handle- No Resources"));
4794                 break;
4795             default :
4796                 con_log(CL_ANN, (CE_WARN,
4797                 "Failed ddi_dma_alloc_handle: "
4798                 "unknown status %d", i));
4799                 break;
4800         }
4801     }
4803     return (-1);
4804 }
4806 if ((ddi_dma_mem_alloc(obj->dma_handle, obj->size, &tmp_endian_attr,
4807     DDI_DMA_RDWR | DDI_DMA_STREAMING, DDI_DMA_SLEEP, NULL,
4808     &obj->buffer, &alen, &obj->acc_handle) != DDI_SUCCESS) ||
4809     alen < obj->size) {

```

```

4811         ddi_dma_free_handle(&obj->dma_handle);
4813         con_log(CL_ANN, (CE_WARN, "Failed : ddi_dma_mem_alloc"));
4815         return (-1);
4816     }
4817     if (obj->dma_handle == NULL) {
4818         con_log(CL_ANN, (CE_WARN, "Failed : ddi_dma_mem_alloc"));
4819         return (-1);
4820     }
4822     if (ddi_dma_addr_bind_handle(obj->dma_handle, NULL, obj->buffer,
4823         obj->size, DDI_DMA_RDWR | DDI_DMA_STREAMING, DDI_DMA_SLEEP,
4824         NULL, &obj->dma_cookie[0], &cookie_cnt) != DDI_SUCCESS) {
4825         ddi_dma_mem_free(&obj->acc_handle);
4826         ddi_dma_free_handle(&obj->dma_handle);
4827         con_log(CL_ANN, (CE_WARN, "Failed : ddi_dma_addr_bind_handle"));
4828         return (-1);
4829     }
4830     if (obj->acc_handle == NULL) {
4831         ddi_dma_mem_free(&obj->acc_handle);
4832         ddi_dma_free_handle(&obj->dma_handle);
4833     }
4835     if (mrsas_check_dma_handle(obj->dma_handle) != DDI_SUCCESS) {
4836         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
4837         con_log(CL_ANN, (CE_WARN, "Failed : ddi_dma_addr_bind_handle"));
4838         return (-1);
4839     }
4840     if (mrsas_check_acc_handle(obj->acc_handle) != DDI_SUCCESS) {
4841         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
4842         return (-1);
4843     }
4844     return (cookie_cnt);
4845 }
4847 /*
4848  * mrsas_free_dma_obj(struct mrsas_instance *, dma_obj_t)
4849  * De-allocate the memory and other resources for an dma object, which must
4850  * have been allocated by a previous call to mrsas_alloc_dma_obj()
4851  */
4852 int
4853 mrsas_free_dma_obj(struct mrsas_instance *instance, dma_obj_t obj)
4854 {
4855     if ((obj.dma_handle == NULL) || (obj.acc_handle == NULL)) {
4856         if ( (obj.dma_handle == NULL) || (obj.acc_handle == NULL) ) {
4857             return (DDI_SUCCESS);
4858         }
4859     }
4860     /*
4861      * NOTE: These check-handle functions fail if *_handle == NULL, but
4862      * this function succeeds because of the previous check.
4863      */
4864     if (mrsas_check_dma_handle(obj.dma_handle) != DDI_SUCCESS) {
4865         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);
4866         return (DDI_FAILURE);
4867     }
4868     if (mrsas_check_acc_handle(obj.acc_handle) != DDI_SUCCESS) {
4869         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);

```

```

4868         return (DDI_FAILURE);
4869     }

4871     (void) ddi_dma_unbind_handle(obj.dma_handle);
4872     ddi_dma_mem_free(&obj.acc_handle);
4873     ddi_dma_free_handle(&obj.dma_handle);
4874     obj.acc_handle = NULL;
4875     return (DDI_SUCCESS);
4876 }

4878 /*
4879  * mrsas_dma_alloc(instance_t *, struct scsi_pkt *, struct buf *,
4880  * int, int (*)())
4881  * Allocate dma resources for a new scsi command
4882  */
4883 int
4884 mrsas_dma_alloc(struct mrsas_instance *instance, struct scsi_pkt *pkt,
4885     struct buf *bp, int flags, int (*callback)())
4886 {
4887     int        dma_flags;
4888     int        (*cb)(caddr_t);
4889     int        i;

4892     ddi_dma_attr_t tmp_dma_attr = mrsas_generic_dma_attr;
4893     struct scsa_cmd *acmd = PKT2CMD(pkt);

4895     acmd->cmd_buf = bp;

4897     if (bp->b_flags & B_READ) {
4898         acmd->cmd_flags &= ~CFLAG_DMASEND;
4899         dma_flags = DDI_DMA_READ;
4900     } else {
4901         acmd->cmd_flags |= CFLAG_DMASEND;
4902         dma_flags = DDI_DMA_WRITE;
4903     }

4905     if (flags & PKT_CONSISTENT) {
4906         acmd->cmd_flags |= CFLAG_CONSISTENT;
4907         dma_flags |= DDI_DMA_CONSISTENT;
4908     }

4910     if (flags & PKT_DMA_PARTIAL) {
4911         dma_flags |= DDI_DMA_PARTIAL;
4912     }

4914     dma_flags |= DDI_DMA_REDZONE;

4916     cb = (callback == NULL_FUNC) ? DDI_DMA_DONTWAIT : DDI_DMA_SLEEP;

4918     tmp_dma_attr.dma_attr_sgllen = instance->max_num_sge;
4919     tmp_dma_attr.dma_attr_addr_hi = 0xffffffffffffffffull;
4920     if (instance->tbolt) {
4921         /* OCR-RESET FIX */
4922         tmp_dma_attr.dma_attr_count_max =
4923             (U64)mrsas_tbolt_max_cap_maxxfer; /* limit to 256K */
4924         tmp_dma_attr.dma_attr_maxxfer =
4925             (U64)mrsas_tbolt_max_cap_maxxfer; /* limit to 256K */
4926         /* OCR-RESET FIX
4927         tmp_dma_attr.dma_attr_count_max = (U64)mrsas_tbolt_max_cap_maxxf
4928         tmp_dma_attr.dma_attr_maxxfer = (U64)mrsas_tbolt_max_cap_maxxfer
4929     }

4928     if ((i = ddi_dma_alloc_handle(instance->dip, &tmp_dma_attr,
4929         cb, 0, &acmd->cmd_dmahandle)) != DDI_SUCCESS) {

```

```

4930     switch (i) {
4931     case DDI_DMA_BADATTR:
4932         bioerror(bp, EFAULT);
4933         return (DDI_FAILURE);

4935     case DDI_DMA_NORESOURCES:
4936         bioerror(bp, 0);
4937         return (DDI_FAILURE);

4939     default:
4940         con_log(CL_ANN, (CE_PANIC, "ddi_dma_alloc_handle: "
4941             "impossible result (0x%x)", i));
4942         bioerror(bp, EFAULT);
4943         return (DDI_FAILURE);
4944     }
4945 }

4947 i = ddi_dma_buf_bind_handle(acmd->cmd_dmahandle, bp, dma_flags,
4948     cb, 0, &acmd->cmd_dmacookies[0], &acmd->cmd_ncookies);

4950 switch (i) {
4951 case DDI_DMA_PARTIAL_MAP:
4952     if ((dma_flags & DDI_DMA_PARTIAL) == 0) {
4953         con_log(CL_ANN, (CE_PANIC, "ddi_dma_buf_bind_handle: "
4954             "DDI_DMA_PARTIAL_MAP impossible"));
4955         goto no_dma_cookies;
4956     }

4958     if (ddi_dma_numwin(acmd->cmd_dmahandle, &acmd->cmd_nwin) ==
4959         DDI_FAILURE) {
4960         con_log(CL_ANN, (CE_PANIC, "ddi_dma_numwin failed"));
4961         goto no_dma_cookies;
4962     }

4964     if (ddi_dma_getwin(acmd->cmd_dmahandle, acmd->cmd_curwin,
4965         &acmd->cmd_dma_offset, &acmd->cmd_dma_len,
4966         &acmd->cmd_dmacookies[0], &acmd->cmd_ncookies) ==
4967         DDI_FAILURE) {
4969         con_log(CL_ANN, (CE_PANIC, "ddi_dma_getwin failed"));
4970         goto no_dma_cookies;
4971     }

4973     goto get_dma_cookies;
4974 case DDI_DMA_MAPPED:
4975     acmd->cmd_nwin = 1;
4976     acmd->cmd_dma_len = 0;
4977     acmd->cmd_dma_offset = 0;

4979 get_dma_cookies:
4980     i = 0;
4981     acmd->cmd_dmacount = 0;
4982     for (;;) {
4983         acmd->cmd_dmacount +=
4984             acmd->cmd_dmacookies[i++].dmac_size;

4986         if (i == instance->max_num_sge ||
4987             i == acmd->cmd_ncookies)
4988             break;

4990         ddi_dma_nextcookie(acmd->cmd_dmahandle,
4991             &acmd->cmd_dmacookies[i]);
4992     }

4994     acmd->cmd_cookie = i;
4995     acmd->cmd_cookiecnt = i;

```

```

4997         acmd->cmd_flags |= CFLAG_DMAVALID;

4999         if (bp->b_bcount >= acmd->cmd_dmacount) {
5000             pkt->pkt_resid = bp->b_bcount - acmd->cmd_dmacount;
5001         } else {
5002             pkt->pkt_resid = 0;
5003         }

5005         return (DDI_SUCCESS);
5006     case DDI_DMA_NORESOURCES:
5007         bioerror(bp, 0);
5008         break;
5009     case DDI_DMA_NOMAPPING:
5010         bioerror(bp, EFAULT);
5011         break;
5012     case DDI_DMA_TOOBIG:
5013         bioerror(bp, EINVAL);
5014         break;
5015     case DDI_DMA_INUSE:
5016         con_log(CL_ANN, (CE_PANIC, "ddi_dma_buf_bind_handle: "
5017             "DDI_DMA_INUSE impossible"));
5018         break;
5019     default:
5020         con_log(CL_ANN, (CE_PANIC, "ddi_dma_buf_bind_handle: "
5021             "impossible result (0x%x)", i));
5022         break;
5023 }

5025 no_dma_cookies:
5026     ddi_dma_free_handle(&acmd->cmd_dmahandle);
5027     acmd->cmd_dmahandle = NULL;
5028     acmd->cmd_flags &= ~CFLAG_DMAVALID;
5029     return (DDI_FAILURE);
5030 }

unchanged_portion_omitted_

5099 /*
5100  * build_cmd
5101  */
5102 static struct mrsas_cmd *
5103 build_cmd(struct mrsas_instance *instance, struct scsi_address *ap,
5104     struct scsi_pkt *pkt, uchar_t *cmd_done)
5105 {
5106     uint16_t      flags = 0;
5107     uint32_t      i;
5108     uint32_t      context;
5109     uint32_t      sge_bytes;
5110     uint32_t      tmp_data_xfer_len;
5111     ddi_acc_handle_t acc_handle;
5112     struct mrsas_cmd *cmd;
5113     struct mrsas_sge64 *mfi_sgl;
5114     struct mrsas_sge_ieee *mfi_sgl_ieee;
5115     struct scsa_cmd *acmd = PKT2CMD(pkt);
5116     struct mrsas_pthru_frame *pthru;
5117     struct mrsas_io_frame *ldio;

5119     /* find out if this is logical or physical drive command. */
5120     acmd->islogical = MRDRV_IS_LOGICAL(ap);
5121     acmd->device_id = MAP_DEVICE_ID(instance, ap);
5122     *cmd_done = 0;

5124     /* get the command packet */
5125     if (!cmd = get_mfi_pkt(instance)) {
5126         DTRACE_PROBE2(build_cmd_mfi_err, uint16_t,
5127             instance->fw_outstanding, uint16_t, instance->max_fw_cmds);

```

```

4907         cmn_err(CE_WARN,
4908             "Failed to get a cmd from free-pool in build_cmd(). fw_outst
4909             instance->fw_outstanding, instance->max_fw_cmds)
5128         return (NULL);
5129     }

5131     acc_handle = cmd->frame_dma_obj.acc_handle;

5133     /* Clear the frame buffer and assign back the context id */
5134     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
5135     ddi_put32(acc_handle, &cmd->frame->hdr.context, cmd->index);

5137     cmd->pkt = pkt;
5138     cmd->cmd = acmd;
5139     DTRACE_PROBE3(build_cmds, uint8_t, pkt->pkt_cdbp[0],
5140         ulong_t, acmd->cmd_dmacount, ulong_t, acmd->cmd_dma_len);

5142     /* lets get the command directions */
5143     if (acmd->cmd_flags & CFLAG_DMASEND) {
5144         flags = MFI_FRAME_DIR_WRITE;

5146         if (acmd->cmd_flags & CFLAG_CONSISTENT) {
5147             (void) ddi_dma_sync(acmd->cmd_dmahandle,
5148                 acmd->cmd_dma_offset, acmd->cmd_dma_len,
5149                 DDI_DMA_SYNC_FORDEV);
5150         }
5151     } else if (acmd->cmd_flags & ~CFLAG_DMASEND) {
5152         flags = MFI_FRAME_DIR_READ;

5154         if (acmd->cmd_flags & CFLAG_CONSISTENT) {
5155             (void) ddi_dma_sync(acmd->cmd_dmahandle,
5156                 acmd->cmd_dma_offset, acmd->cmd_dma_len,
5157                 DDI_DMA_SYNC_FORCPU);
5158         }
5159     } else {
5160         flags = MFI_FRAME_DIR_NONE;
5161     }

5163     if (instance->flag_ieee) {
5164         flags |= MFI_FRAME_IEEE;
5165     }
5166     flags |= MFI_FRAME_SGL64;

5168     switch (pkt->pkt_cdbp[0]) {

5170     /*
5171      * case SCMD_SYNCHRONIZE_CACHE:
5172      *     flush_cache(instance);
5173      *     return_mfi_pkt(instance, cmd);
5174      *     *cmd_done = 1;
5175      *
5176      *     return (NULL);
5177      */

5179     case SCMD_READ:
5180     case SCMD_WRITE:
5181     case SCMD_READ_G1:
5182     case SCMD_WRITE_G1:
5183     case SCMD_READ_G4:
5184     case SCMD_WRITE_G4:
5185     case SCMD_READ_G5:
5186     case SCMD_WRITE_G5:
5187         if (acmd->islogical) {
5188             ldio = (struct mrsas_io_frame *)cmd->frame;

5190             /*

```

```

5191     * prepare the Logical IO frame:
5192     * 2nd bit is zero for all read cmds
5193     */
5194     ddi_put8(acc_handle, &ldio->cmd,
5195             (pkt->pkt_cdbp[0] & 0x02) ? MFI_CMD_OP_LD_WRITE
5196             : MFI_CMD_OP_LD_READ);
5197     ddi_put8(acc_handle, &ldio->cmd_status, 0x0);
5198     ddi_put8(acc_handle, &ldio->scsi_status, 0x0);
5199     ddi_put8(acc_handle, &ldio->target_id, acmd->device_id);
5200     ddi_put16(acc_handle, &ldio->timeout, 0);
5201     ddi_put8(acc_handle, &ldio->reserved_0, 0);
5202     ddi_put16(acc_handle, &ldio->pad_0, 0);
5203     ddi_put16(acc_handle, &ldio->flags, flags);

5205     /* Initialize sense Information */
5206     bzero(cmd->sense, SENSE_LENGTH);
5207     ddi_put8(acc_handle, &ldio->sense_len, SENSE_LENGTH);
5208     ddi_put32(acc_handle, &ldio->sense_buf_phys_addr_hi, 0);
5209     ddi_put32(acc_handle, &ldio->sense_buf_phys_addr_lo,
5210             cmd->sense_phys_addr);
5211     ddi_put32(acc_handle, &ldio->start_lba_hi, 0);
5212     ddi_put8(acc_handle, &ldio->access_byte,
5213             (acmd->cmd_cdblen == 6) ? pkt->pkt_cdbp[1] : 0);
5214     ddi_put8(acc_handle, &ldio->sge_count,
5215             acmd->cmd_cookiecnt);
5216     if (instance->flag_ieee) {
5217         mfi_sgl_ieee =
5218             (struct mrsas_sge_ieee *)&ldio->sgl;
5219     } else {
5220         mfi_sgl = (struct mrsas_sge64 *)&ldio->sgl;
5221     }

5223     context = ddi_get32(acc_handle, &ldio->context);

5225     if (acmd->cmd_cdblen == CDB_GROUP0) {
5226         /* 6-byte cdb */
5227         if (acmd->cmd_cdblen == CDB_GROUP0) {
5228             ddi_put32(acc_handle, &ldio->lba_count, (
5229                 (uint16_t)(pkt->pkt_cdbp[4])));
5230             ddi_put32(acc_handle, &ldio->start_lba_lo, (
5231                 ((uint32_t)(pkt->pkt_cdbp[3])) |
5232                 ((uint32_t)(pkt->pkt_cdbp[2]) << 8) |
5233                 ((uint32_t)((pkt->pkt_cdbp[1] & 0x1F)
5234                     << 16))););
5235         } else if (acmd->cmd_cdblen == CDB_GROUP1) {
5236             /* 10-byte cdb */
5237         } else if (acmd->cmd_cdblen == CDB_GROUP1) {
5238             ddi_put32(acc_handle, &ldio->lba_count, (
5239                 ((uint16_t)(pkt->pkt_cdbp[8])) |
5240                 ((uint16_t)(pkt->pkt_cdbp[7]) << 8))););
5241             ddi_put32(acc_handle, &ldio->start_lba_lo, (
5242                 ((uint32_t)(pkt->pkt_cdbp[5])) |
5243                 ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
5244                 ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
5245                 ((uint32_t)(pkt->pkt_cdbp[2]) << 24))););
5246         } else if (acmd->cmd_cdblen == CDB_GROUP5) {
5247             /* 12-byte cdb */
5248         } else if (acmd->cmd_cdblen == CDB_GROUP5) {
5249             ddi_put32(acc_handle, &ldio->lba_count, (
5250                 ((uint32_t)(pkt->pkt_cdbp[9])) |
5251                 ((uint32_t)(pkt->pkt_cdbp[8]) << 8) |
5252                 ((uint32_t)(pkt->pkt_cdbp[7]) << 16) |
5253                 ((uint32_t)(pkt->pkt_cdbp[6]) << 24))););

```

```

5254             ddi_put32(acc_handle, &ldio->start_lba_lo, (
5255                 ((uint32_t)(pkt->pkt_cdbp[5])) |
5256                 ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
5257                 ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
5258                 ((uint32_t)(pkt->pkt_cdbp[2]) << 24))););
5259         } else if (acmd->cmd_cdblen == CDB_GROUP4) {
5260             /* 16-byte cdb */
5261         } else if (acmd->cmd_cdblen == CDB_GROUP4) {
5262             ddi_put32(acc_handle, &ldio->lba_count, (
5263                 ((uint32_t)(pkt->pkt_cdbp[13])) |
5264                 ((uint32_t)(pkt->pkt_cdbp[12]) << 8) |
5265                 ((uint32_t)(pkt->pkt_cdbp[11]) << 16) |
5266                 ((uint32_t)(pkt->pkt_cdbp[10]) << 24))););
5267             ddi_put32(acc_handle, &ldio->start_lba_lo, (
5268                 ((uint32_t)(pkt->pkt_cdbp[9])) |
5269                 ((uint32_t)(pkt->pkt_cdbp[8]) << 8) |
5270                 ((uint32_t)(pkt->pkt_cdbp[7]) << 16) |
5271                 ((uint32_t)(pkt->pkt_cdbp[6]) << 24))););
5272             ddi_put32(acc_handle, &ldio->start_lba_hi, (
5273                 ((uint32_t)(pkt->pkt_cdbp[5])) |
5274                 ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
5275                 ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
5276                 ((uint32_t)(pkt->pkt_cdbp[2]) << 24))););
5277         }
5278     }
5279     break;
5280 }
5281 /* fall through For all non-rd/wr cmds */
5282 default:
5283
5285     switch (pkt->pkt_cdbp[0]) {
5286     case SCMD_MODE_SENSE:
5287     case SCMD_MODE_SENSE_G1: {
5288         union scsi_cdb *cdbp;
5289         uint16_t page_code;
5290
5291         cdbp = (void *)pkt->pkt_cdbp;
5292         page_code = (uint16_t)cdbp->cdb_un.sg.scsi[0];
5293         switch (page_code) {
5294         case 0x3:
5295         case 0x4:
5296             (void) mrsas_mode_sense_build(pkt);
5297             return_mfi_pkt(instance, cmd);
5298             *cmd_done = 1;
5299             return (NULL);
5300         }
5301         break;
5302     }
5303     default:
5304         break;
5305 }

5307 pthru = (struct mrsas_pt thru_frame *)cmd->frame;

5309 /* prepare the DCDB frame */
5310 ddi_put8(acc_handle, &pthru->cmd, (acmd->islogical) ?
5311         MFI_CMD_OP_LD_SCSI : MFI_CMD_OP_PD_SCSI);
5312 ddi_put8(acc_handle, &pthru->cmd_status, 0x0);
5313 ddi_put8(acc_handle, &pthru->scsi_status, 0x0);
5314 ddi_put8(acc_handle, &pthru->target_id, acmd->device_id);
5315 ddi_put8(acc_handle, &pthru->lun, 0);
5316 ddi_put8(acc_handle, &pthru->cdb_len, acmd->cmd_cdblen);
5317 ddi_put16(acc_handle, &pthru->timeout, 0);
5318 ddi_put16(acc_handle, &pthru->flags, flags);

```

```

5319     tmp_data_xfer_len = 0;
5320     for (i = 0; i < acmd->cmd_cookiecnt; i++) {
5321         tmp_data_xfer_len += acmd->cmd_dmaccookies[i].dmac_size;
5322     }
5323     ddi_put32(acc_handle, &pthru->data_xfer_len,
5324         tmp_data_xfer_len);
5325     ddi_put8(acc_handle, &pthru->sge_count, acmd->cmd_cookiecnt);
5326     if (instance->flag_ieee) {
5327         mfi_sgl_ieee = (struct mrsas_sge_ieee *)&pthru->sgl;
5328     } else {
5329         mfi_sgl = (struct mrsas_sge64 *)&pthru->sgl;
5330     }

5332     bzero(cmd->sense, SENSE_LENGTH);
5333     ddi_put8(acc_handle, &pthru->sense_len, SENSE_LENGTH);
5334     ddi_put32(acc_handle, &pthru->sense_buf_phys_addr_hi, 0);
5335     ddi_put32(acc_handle, &pthru->sense_buf_phys_addr_lo,
5336         cmd->sense_phys_addr);

5338     context = ddi_get32(acc_handle, &pthru->context);
5339     ddi_rep_put8(acc_handle, (uint8_t *)pkt->pkt_cdbp,
5340         (uint8_t *)pthru->cdb, acmd->cmd_cdblen, DDI_DEV_AUTOINCR);

5342     break;
5343 }
5344 #ifdef lint
5345     context = context;
5346 #endif

5347 /* prepare the scatter-gather list for the firmware */
5348 if (instance->flag_ieee) {
5349     for (i = 0; i < acmd->cmd_cookiecnt; i++, mfi_sgl_ieee++) {
5350         ddi_put64(acc_handle, &mfi_sgl_ieee->phys_addr,
5351             acmd->cmd_dmaccookies[i].dmac_laddress);
5352         ddi_put32(acc_handle, &mfi_sgl_ieee->length,
5353             acmd->cmd_dmaccookies[i].dmac_size);
5354     }
5355     sge_bytes = sizeof (struct mrsas_sge_ieee)*acmd->cmd_cookiecnt;
5356 } else {
5357     for (i = 0; i < acmd->cmd_cookiecnt; i++, mfi_sgl++) {
5358         ddi_put64(acc_handle, &mfi_sgl->phys_addr,
5359             acmd->cmd_dmaccookies[i].dmac_laddress);
5360         ddi_put32(acc_handle, &mfi_sgl->length,
5361             acmd->cmd_dmaccookies[i].dmac_size);
5362     }
5363     sge_bytes = sizeof (struct mrsas_sge64)*acmd->cmd_cookiecnt;
5364 }

5366 cmd->frame_count = (sge_bytes / MRMF1_FRAME_SIZE) +
5367     ((sge_bytes % MRMF1_FRAME_SIZE) ? 1 : 0) + 1;

5369 if (cmd->frame_count >= 8) {
5370     cmd->frame_count = 8;
5371 }

5373 return (cmd);
5374 }

5376 #ifndef __sparc
5377 /*
5378  * wait_for_outstanding - Wait for all outstanding cmds
5379  * @instance: Adapter soft state
5380  *
5381  * This function waits for upto MRDRV_RESET_WAIT_TIME seconds for FW to
5382  * complete all its outstanding commands. Returns error if one or more IOs
5383  * are pending after this time period.
5384  */

```

```

5385 static int
5386 wait_for_outstanding(struct mrsas_instance *instance)
5387 {
5388     int i;
5389     uint32_t wait_time = 90;

5391     for (i = 0; i < wait_time; i++) {
5392         if (!instance->fw_outstanding) {
5393             break;
5394         }

5396         drv_usecwait(MILLISEC); /* wait for 1000 usecs */;
5397     }

5399     if (instance->fw_outstanding) {
5400         return (1);
5401     }

5403     return (0);
5404 }
5405 #endif /* __sparc */

5407 /*
5408  * issue_mfi_pthru
5409  */
5410 static int
5411 issue_mfi_pthru(struct mrsas_instance *instance, struct mrsas_ioctl *ioctl,
5412     struct mrsas_cmd *cmd, int mode)
5413 {
5414     void *ubuf;
5415     uint32_t kphys_addr = 0;
5416     uint32_t xferlen = 0;
5417     uint32_t new_xfer_length = 0;
5418     uint32_t new_xfer_length = 0;
5419     uint_t model;
5420     ddi_acc_handle_t acc_handle = cmd->frame_dma_obj.acc_handle;
5421     dma_obj_t pthru_dma_obj;
5422     struct mrsas_pthru_frame *kpthru;
5423     struct mrsas_pthru_frame *pthru;
5424     int i;
5425     pthru = &cmd->frame->pthru;
5426     kpthru = (struct mrsas_pthru_frame *)&ioctl->frame[0];

5427     if (instance->adapterresetinprogress) {
5428         con_log(CL_ANN1, (CE_WARN, "issue_mfi_pthru: Reset flag set, "
5429             "returning mfi_pkt and setting TRAN_BUSY\n"));
5430         return (DDI_FAILURE);
5431     }
5432     model = ddi_model_convert_from(mode & FMODELS);
5433     if (model == DDI_MODEL_ILP32) {
5434         con_log(CL_ANN1, (CE_CONT, "issue_mfi_pthru: DDI_MODEL_LP32"));

5436         xferlen = kpthru->sgl.sge32[0].length;

5438         ubuf = (void *) (ulong_t) kpthru->sgl.sge32[0].phys_addr;
5439     } else {
5440         #ifdef _ILP32
5441             con_log(CL_ANN1, (CE_CONT, "issue_mfi_pthru: DDI_MODEL_LP32"));
5442             xferlen = kpthru->sgl.sge32[0].length;
5443             ubuf = (void *) (ulong_t) kpthru->sgl.sge32[0].phys_addr;
5444         #else
5445             con_log(CL_ANN1, (CE_CONT, "issue_mfi_pthru: DDI_MODEL_LP64"));
5446             xferlen = kpthru->sgl.sge64[0].length;
5447             ubuf = (void *) (ulong_t) kpthru->sgl.sge64[0].phys_addr;
5448         #endif

```

```

5449     }
5450
5451     if (xferlen) {
5452         /* means IOCTL requires DMA */
5453         /* allocate the data transfer buffer */
5454         /* pthru_dma_obj.size = xferlen; */
5455         MRSAS_GET_BOUNDARY_ALIGNED_LEN(xferlen, new_xfer_length,
5456         PAGESIZE);
5457         //pthru_dma_obj.size = xferlen;
5458         MRSAS_GET_BOUNDARY_ALIGNED_LEN(xferlen, new_xfer_length, PAGESIZE)
5459         pthru_dma_obj.size = new_xfer_length;
5460         pthru_dma_obj.dma_attr = mrsas_generic_dma_attr;
5461         pthru_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
5462         pthru_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
5463         pthru_dma_obj.dma_attr.dma_attr_sgllen = 1;
5464         pthru_dma_obj.dma_attr.dma_attr_align = 1;
5465
5466         /* allocate kernel buffer for DMA */
5467         if (mrsas_alloc_dma_obj(instance, &pthru_dma_obj,
5468         (uchar_t)DDI_STRUCTURE_LE_ACC != 1) {
5469             con_log(CL_ANN, (CE_WARN, "issue_mfi_pthru: "
5470             "could not allocate data transfer buffer."));
5471             return (DDI_FAILURE);
5472         }
5473         (void) memset(pthru_dma_obj.buffer, 0, xferlen);
5474
5475         /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
5476         if (kpthru->flags & MFI_FRAME_DIR_WRITE) {
5477             for (i = 0; i < xferlen; i++) {
5478                 if (ddi_copyin((uint8_t *)ubuf+i,
5479                 (uint8_t *)pthru_dma_obj.buffer+i,
5480                 1, mode)) {
5481                     con_log(CL_ANN, (CE_WARN,
5482                     "issue_mfi_pthru: "
5483                     "copy from user space failed"));
5484                     return (DDI_FAILURE);
5485                 }
5486             }
5487         }
5488         kphys_addr = pthru_dma_obj.dma_cookie[0].dmac_address;
5489     }
5490
5491     ddi_put8(acc_handle, &pthru->cmd, kpthru->cmd);
5492     ddi_put8(acc_handle, &pthru->sense_len, SENSE_LENGTH);
5493     ddi_put8(acc_handle, &pthru->cmd_status, 0);
5494     ddi_put8(acc_handle, &pthru->scsi_status, 0);
5495     ddi_put8(acc_handle, &pthru->target_id, kpthru->target_id);
5496     ddi_put8(acc_handle, &pthru->lun, kpthru->lun);
5497     ddi_put8(acc_handle, &pthru->cdb_len, kpthru->cdb_len);
5498     ddi_put8(acc_handle, &pthru->sge_count, kpthru->sge_count);
5499     ddi_put16(acc_handle, &pthru->timeout, kpthru->timeout);
5500     ddi_put32(acc_handle, &pthru->data_xfer_len, kpthru->data_xfer_len);
5501
5502     ddi_put32(acc_handle, &pthru->sense_buf_phys_addr_hi, 0);
5503     pthru->sense_buf_phys_addr_lo = cmd->sense_phys_addr;
5504     /* ddi_put32(acc_handle, &pthru->sense_buf_phys_addr_lo, 0); */
5505     /* ddi_put32(acc_handle, &pthru->sense_buf_phys_addr_lo, 0); */
5506
5507     ddi_rep_put8(acc_handle, (uint8_t *)kpthru->cdb, (uint8_t *)pthru->cdb,
5508     pthru->cdb_len, DDI_DEV_AUTOINCR);
5509
5510     ddi_put16(acc_handle, &pthru->flags, kpthru->flags & ~MFI_FRAME_SGL64);
5511     ddi_put32(acc_handle, &pthru->sgl.sge32[0].length, xferlen);
5512     ddi_put32(acc_handle, &pthru->sgl.sge32[0].phys_addr, kphys_addr);

```

```

5512 cmd->sync_cmd = MRSAS_TRUE;
5513 cmd->frame_count = 1;

5515 if (instance->tbolt) {
5516     mr_sas_tbolt_build_mfi_cmd(instance, cmd);
5517 }

5519 if (instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd)) {
5520     con_log(CL_ANN, (CE_WARN,
5521         "issue_mfi_pthru: fw_ioctl failed"));
5522 } else {
5523     if (xferlen && kpthru->flags & MFI_FRAME_DIR_READ) {
5524         for (i = 0; i < xferlen; i++) {
5525             if (ddi_copyout(
5526                 (uint8_t *)pthru_dma_obj.buffer+i,
5527                 (uint8_t *)ubuf+i, 1, mode)) {
5528                 con_log(CL_ANN, (CE_WARN,
5529                     "issue_mfi_pthru : "
5530                     "copy to user space failed"));
5531                 return (DDI_FAILURE);
5532             }
5533         }
5534     }
5535 }

5537 kpthru->cmd_status = ddi_get8(acc_handle, &pthru->cmd_status);
5538 kpthru->scsi_status = ddi_get8(acc_handle, &pthru->scsi_status);

5540 con_log(CL_ANN, (CE_CONT, "issue_mfi_pthru: cmd_status %x, "
5541     "scsi_status %x", kpthru->cmd_status, kpthru->scsi_status));
5542 DTRACE_PROBE3(issue_pthru, uint8_t, kpthru->cmd, uint8_t,
5543     kpthru->cmd_status, uint8_t, kpthru->scsi_status);

5545 if (kpthru->sense_len) {
5546     uint_t sense_len = SENSE_LENGTH;
5547     void *sense_ubuf =
5548         (void *) (ulong_t) kpthru->sense_buf_phys_addr_lo;
5549     uint sense_len = SENSE_LENGTH;
5550     void *sense_ubuf = (void *) (ulong_t) kpthru->sense_buf_phys_addr_lo;
5551     if (kpthru->sense_len <= SENSE_LENGTH) {
5552         sense_len = kpthru->sense_len;
5553     }

5555     for (i = 0; i < sense_len; i++) {
5556         if (ddi_copyout(
5557             (uint8_t *)cmd->sense+i,
5558             (uint8_t *)sense_ubuf+i, 1, mode)) {
5559             con_log(CL_ANN, (CE_WARN,
5560                 "issue_mfi_pthru : "
5561                 "copy to user space failed"));
5562         }
5563         con_log(CL_DLEVEL1, (CE_WARN,
5564             "Copying Sense info sense_buff[%d] = 0x%X",
5565             i, *((uint8_t *)cmd->sense + i)));
5566         con_log(CL_DLEVEL1, (CE_WARN,
5567             "Copying Sense info sense_buff[%d] = 0x%X\n", i, *((ui
5568         }
5569     }
5570     (void) ddi_dma_sync(cmd->frame_dma_obj.dma_handle, 0, 0,
5571         DDI_DMA_SYNC_FORDEV);

5573 if (xferlen) {
5574     /* free kernel buffer */
5575     if (mrsas_free_dma_obj(instance, pthru_dma_obj) != DDI_SUCCESS)
5576         return (DDI_FAILURE);
5577 }

```

```

5575         return (DDI_SUCCESS);
5576     }

5578 /*
5579  * issue_mfi_dcnd
5580  */
5581 static int
5582 issue_mfi_dcnd(struct mrsas_instance *instance, struct mrsas_ioctl *ioctl,
5583               struct mrsas_cmd *cmd, int mode)
5584 {
5585     void            *ubuf;
5586     uint32_t        kphys_addr = 0;
5587     uint32_t        xferlen = 0;
5588     uint32_t        new_xfer_length = 0;
5589     uint32_t        model;
5590     dma_obj_t       dcnd_dma_obj;
5591     struct mrsas_dcnd_frame *kdcnd;
5592     struct mrsas_dcnd_frame *dcnd;
5593     ddi_acc_handle_t acc_handle = cmd->frame_dma_obj.acc_handle;
5594     int i;
5595     dcnd = &cmd->frame->dcnd;
5596     kdcnd = (struct mrsas_dcnd_frame *)&ioctl->frame[0];

5598     if (instance->adapterresetinprogress) {
5599         con_log(CL_ANN1, (CE_NOTE, "Reset flag set, "
5600         "returning mfi_pkt and setting TRAN_BUSY"));
5601         con_log(CL_ANN1, (CE_WARN, "Reset flag set, "
5602         "returning mfi_pkt and setting TRAN_BUSY\n"));
5603         return (DDI_FAILURE);
5604     }
5605     model = ddi_model_convert_from(mode & FMODELS);
5606     if (model == DDI_MODEL_ILP32) {
5607         con_log(CL_ANN1, (CE_CONT, "issue_mfi_dcnd: DDI_MODEL_ILP32"));
5608         xferlen = kdcnd->sgl.sge32[0].length;
5609         ubuf = (void *) (ulong_t) kdcnd->sgl.sge32[0].phys_addr;
5610     } else {
5611         #ifdef _ILP32
5612         con_log(CL_ANN1, (CE_CONT, "issue_mfi_dcnd: DDI_MODEL_ILP32"));
5613         xferlen = kdcnd->sgl.sge32[0].length;
5614         ubuf = (void *) (ulong_t) kdcnd->sgl.sge32[0].phys_addr;
5615         #else
5616         con_log(CL_ANN1, (CE_CONT, "issue_mfi_dcnd: DDI_MODEL_LP64"));
5617         xferlen = kdcnd->sgl.sge64[0].length;
5618         ubuf = (void *) (ulong_t) kdcnd->sgl.sge64[0].phys_addr;
5619         #endif
5620     }
5621     if (xferlen) {
5622         /* means IOCTL requires DMA */
5623         /* allocate the data transfer buffer */
5624         /* dcnd_dma_obj.size = xferlen; */
5625         MRSAS_GET_BOUNDARY_ALIGNED_LEN(xferlen, new_xfer_length,
5626         PAGESIZE);
5627         //dcnd_dma_obj.size = xferlen;
5628         MRSAS_GET_BOUNDARY_ALIGNED_LEN(xferlen, new_xfer_length, PAGESIZE);
5629         dcnd_dma_obj.size = new_xfer_length;
5630         dcnd_dma_obj.dma_attr = mrsas_generic_dma_attr;
5631         dcnd_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFU;
5632         dcnd_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFU;
5633         dcnd_dma_obj.dma_attr.dma_attr_sgllen = 1;
5634         dcnd_dma_obj.dma_attr.dma_attr_align = 1;

5635         /* allocate kernel buffer for DMA */
5636         if (mrsas_alloc_dma_obj(instance, &dcnd_dma_obj,
5637         (uchar_t) DDI_STRUCTURE_LE_ACC) != 1) {

```

```

5637         con_log(CL_ANN,
5638         (CE_WARN, "issue_mfi_dcnd: could not "
5639         "allocate data transfer buffer.));
5640         con_log(CL_ANN, (CE_WARN, "issue_mfi_dcnd: "
5641         "could not allocate data transfer buffer.));
5642         return (DDI_FAILURE);
5643     }
5644     (void) memset(dcnd_dma_obj.buffer, 0, xferlen);

5645     /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
5646     if (kdcnd->flags & MFI_FRAME_DIR_WRITE) {
5647         for (i = 0; i < xferlen; i++) {
5648             if (ddi_copyin((uint8_t *)ubuf + i,
5649             (uint8_t *)dcnd_dma_obj.buffer + i,
5650             1, mode)) {
5651                 con_log(CL_ANN, (CE_WARN,
5652                 "issue_mfi_dcnd : "
5653                 "copy from user space failed"));
5654                 return (DDI_FAILURE);
5655             }
5656         }
5657     }
5658     kphys_addr = dcnd_dma_obj.dma_cookie[0].dmac_address;
5659 }

5660 ddi_put8(acc_handle, &dcnd->cmd, kdcnd->cmd);
5661 ddi_put8(acc_handle, &dcnd->cmd_status, 0);
5662 ddi_put8(acc_handle, &dcnd->sge_count, kdcnd->sge_count);
5663 ddi_put16(acc_handle, &dcnd->timeout, kdcnd->timeout);
5664 ddi_put32(acc_handle, &dcnd->data_xfer_len, kdcnd->data_xfer_len);
5665 ddi_put32(acc_handle, &dcnd->opcode, kdcnd->opcode);

5666 ddi_rep_put8(acc_handle, (uint8_t *)kdcnd->mbox.b,
5667 (uint8_t *)dcnd->mbox.b, DCMD_MBOX_SZ, DDI_DEV_AUTOINCR);

5668 ddi_put16(acc_handle, &dcnd->flags, kdcnd->flags & ~MFI_FRAME_SGL64);
5669 ddi_put32(acc_handle, &dcnd->sgl.sge32[0].length, xferlen);
5670 ddi_put32(acc_handle, &dcnd->sgl.sge32[0].phys_addr, kphys_addr);

5671 cmd->sync_cmd = MRSAS_TRUE;
5672 cmd->frame_count = 1;

5673 if (instance->tbolt) {
5674     mr_sas_tbolt_build_mfi_cmd(instance, cmd);
5675 }

5676 if (instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd)) {
5677     con_log(CL_ANN, (CE_WARN, "issue_mfi_dcnd: fw_ioctl failed"));
5678 } else {
5679     if (xferlen && (kdcnd->flags & MFI_FRAME_DIR_READ)) {
5680         for (i = 0; i < xferlen; i++) {
5681             if (ddi_copyout(
5682             (uint8_t *)dcnd_dma_obj.buffer + i,
5683             (uint8_t *)ubuf + i,
5684             1, mode)) {
5685                 con_log(CL_ANN, (CE_WARN,
5686                 "issue_mfi_dcnd : "
5687                 "copy to user space failed"));
5688                 return (DDI_FAILURE);
5689             }
5690         }
5691     }
5692 }

5693 kdcnd->cmd_status = ddi_get8(acc_handle, &dcnd->cmd_status);
5694 }

```

```

5701 con_log(CL_ANN,
5702         (CE_CONT, "issue_mfi_dcmd: cmd_status %x", kdcmd->cmd_status));
5703 DTRACE_PROBE3(issue_dcmd, uint32_t, kdcmd->opcode, uint8_t,
5704               kdcmd->cmd, uint8_t, kdcmd->cmd_status);
5469 con_log(CL_ANN, (CE_CONT, "issue_mfi_dcmd: cmd_status %x", kdcmd->cmd_st

5706 if (xferlen) {
5707     /* free kernel buffer */
5708     if (mrsas_free_dma_obj(instance, dcmd_dma_obj) != DDI_SUCCESS)
5709         return (DDI_FAILURE);
5710 }

5712 return (DDI_SUCCESS);
5713 }

5715 /*
5716  * issue_mfi_smp
5717  */
5718 static int
5719 issue_mfi_smp(struct mrsas_instance *instance, struct mrsas_ioctl *ioctl,
5720              struct mrsas_cmd *cmd, int mode)
5721 {
5722     void *request_ubuf;
5723     void *response_ubuf;
5724     uint32_t request_xferlen = 0;
5725     uint32_t response_xferlen = 0;
5726     uint32_t new_xfer_length1 = 0;
5727     uint32_t new_xfer_length2 = 0;
5728     uint_t model;
5729     dma_obj_t request_dma_obj;
5730     dma_obj_t response_dma_obj;
5731     ddi_acc_handle_t acc_handle = cmd->frame_dma_obj.acc_handle;
5732     struct mrsas_smp_frame *ksmp;
5733     struct mrsas_smp_frame *smp;
5734     struct mrsas_sge32 *sge32;
5735 #ifdef _ILP32
5736     struct mrsas_sge64 *sge64;
5737 #endif
5738     int i;
5739     uint64_t tmp_sas_addr;

5741 smp = &cmd->frame->smp;
5742 ksmp = (struct mrsas_smp_frame *)&ioctl->frame[0];

5744 if (instance->adapterresetinprogress) {
5745     con_log(CL_ANN1, (CE_WARN, "Reset flag set, "
5746         "returning mfi_pkt and setting TRAN_BUSY\n"));
5747     return (DDI_FAILURE);
5748 }
5749 model = ddi_model_convert_from(mode & FMODELS);
5750 if (model == DDI_MODEL_ILP32) {
5751     con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp: DDI_MODEL_ILP32"));

5753     sge32 = &ksmp->sgl[0].sge32[0];
5754     response_xferlen = sge32[0].length;
5755     request_xferlen = sge32[1].length;
5756     con_log(CL_ANN, (CE_CONT, "issue_mfi_smp: "
5757         "response_xferlen = %x, request_xferlen = %x",
5758         response_xferlen, request_xferlen));

5760     response_ubuf = (void *) (ulong_t) sge32[0].phys_addr;
5761     request_ubuf = (void *) (ulong_t) sge32[1].phys_addr;
5762     con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp: "
5763         "response_ubuf = %p, request_ubuf = %p",
5764         response_ubuf, request_ubuf));
5765 } else {

```

```

5766 #ifdef _ILP32
5767     con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp: DDI_MODEL_ILP32"));

5769     sge32 = &ksmp->sgl[0].sge32[0];
5770     response_xferlen = sge32[0].length;
5771     request_xferlen = sge32[1].length;
5772     con_log(CL_ANN, (CE_CONT, "issue_mfi_smp: "
5773         "response_xferlen = %x, request_xferlen = %x",
5774         response_xferlen, request_xferlen));

5776     response_ubuf = (void *) (ulong_t) sge32[0].phys_addr;
5777     request_ubuf = (void *) (ulong_t) sge32[1].phys_addr;
5778     con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp: "
5779         "response_ubuf = %p, request_ubuf = %p",
5780         response_ubuf, request_ubuf));
5781 #else
5782     con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp: DDI_MODEL_LP64"));

5784     sge64 = &ksmp->sgl[0].sge64[0];
5785     response_xferlen = sge64[0].length;
5786     request_xferlen = sge64[1].length;

5788     response_ubuf = (void *) (ulong_t) sge64[0].phys_addr;
5789     request_ubuf = (void *) (ulong_t) sge64[1].phys_addr;
5790 #endif
5791 }
5792 if (request_xferlen) {
5793     /* means IOCTL requires DMA */
5794     /* allocate the data transfer buffer */
5795     /* request_dma_obj.size = request_xferlen; */
5796     MRSAS_GET_BOUNDARY_ALIGNED_LEN(request_xferlen,
5797         new_xfer_length1, PAGE_SIZE);
5798     /* request_dma_obj.size = request_xferlen; */
5799     MRSAS_GET_BOUNDARY_ALIGNED_LEN(request_xferlen, new_xfer_length1,
5800         request_xferlen);
5801     request_dma_obj.size = new_xfer_length1;
5802     request_dma_obj.dma_attr = mrsas_generic_dma_attr;
5803     request_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
5804     request_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
5805     request_dma_obj.dma_attr.dma_attr_sgllen = 1;
5806     request_dma_obj.dma_attr.dma_attr_align = 1;

5808     /* allocate kernel buffer for DMA */
5809     if (mrsas_alloc_dma_obj(instance, &request_dma_obj,
5810         (uchar_t) DDI_STRUCTURE_LE_ACC) != 1) {
5811         con_log(CL_ANN, (CE_WARN, "issue_mfi_smp: "
5812             "could not allocate data transfer buffer."));
5813         return (DDI_FAILURE);
5814     }
5815     (void) memset(request_dma_obj.buffer, 0, request_xferlen);

5816     /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
5817     for (i = 0; i < request_xferlen; i++) {
5818         if (ddi_copyin((uint8_t *) request_ubuf + i,
5819             (uint8_t *) request_dma_obj.buffer + i,
5820             1, mode)) {
5821             con_log(CL_ANN, (CE_WARN, "issue_mfi_smp: "
5822                 "copy from user space failed"));
5823             return (DDI_FAILURE);
5824         }
5825     }
5826 }
5827 if (response_xferlen) {
5828     /* means IOCTL requires DMA */
5829     /* allocate the data transfer buffer */
5830     /* response_dma_obj.size = response_xferlen; */

```

```

5830     MRSAS_GET_BOUNDARY_ALIGNED_LEN(response_xferlen,
5831     new_xfer_length2, PAGESIZE);
5832     //response_dma_obj.size = response_xferlen;
5833     MRSAS_GET_BOUNDARY_ALIGNED_LEN(response_xferlen, new_xfer_length2
5834     response_dma_obj.size = new_xfer_length2;
5835     response_dma_obj.dma_attr = mrsas_generic_dma_attr;
5836     response_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
5837     response_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
5838     response_dma_obj.dma_attr.dma_attr_sgllen = 1;
5839     response_dma_obj.dma_attr.dma_attr_align = 1;

5839     /* allocate kernel buffer for DMA */
5840     if (mrsas_alloc_dma_obj(instance, &response_dma_obj,
5841     (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
5842         con_log(CL_ANN, (CE_WARN, "issue_mfi_smp: "
5843         "could not allocate data transfer buffer."));
5844         return (DDI_FAILURE);
5845     }
5846     (void) memset(response_dma_obj.buffer, 0, response_xferlen);

5848     /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
5849     for (i = 0; i < response_xferlen; i++) {
5850         if (ddi_copyin((uint8_t *)response_ubuf + i,
5851         (uint8_t *)response_dma_obj.buffer + i,
5852         1, mode)) {
5853             con_log(CL_ANN, (CE_WARN, "issue_mfi_smp: "
5854             "copy from user space failed"));
5855             return (DDI_FAILURE);
5856         }
5857     }
5858 }

5860 ddi_put8(acc_handle, &smp->cmd, ksm->cmd);
5861 ddi_put8(acc_handle, &smp->cmd_status, 0);
5862 ddi_put8(acc_handle, &smp->connection_status, 0);
5863 ddi_put8(acc_handle, &smp->sge_count, ksm->sge_count);
5864 /* smp->context = ksm->context; */
5865 ddi_put16(acc_handle, &smp->timeout, ksm->timeout);
5866 ddi_put32(acc_handle, &smp->data_xfer_len, ksm->data_xfer_len);

5868 bcopy((void *)&ksm->sas_addr, (void *)&tmp_sas_addr,
5869 sizeof(uint64_t));
5870 ddi_put64(acc_handle, &smp->sas_addr, tmp_sas_addr);

5872 ddi_put16(acc_handle, &smp->flags, ksm->flags & ~MFI_FRAME_SGL64);

5874 model = ddi_model_convert_from(mode & FMODELS);
5875 if (model == DDI_MODEL_ILP32) {
5876     con_log(CL_ANN1, (CE_CONT,
5877     "issue_mfi_smp: DDI_MODEL_ILP32"));

5879     sge32 = &smp->sgl[0].sge32[0];
5880     ddi_put32(acc_handle, &sge32[0].length, response_xferlen);
5881     ddi_put32(acc_handle, &sge32[0].phys_addr,
5882     response_dma_obj.dma_cookie[0].dmac_address);
5883     ddi_put32(acc_handle, &sge32[1].length, request_xferlen);
5884     ddi_put32(acc_handle, &sge32[1].phys_addr,
5885     request_dma_obj.dma_cookie[0].dmac_address);
5886 } else {
5887 #ifdef _ILP32
5888     con_log(CL_ANN1, (CE_CONT,
5889     "issue_mfi_smp: DDI_MODEL_ILP32"));
5890     sge32 = &smp->sgl[0].sge32[0];
5891     ddi_put32(acc_handle, &sge32[0].length, response_xferlen);
5892     ddi_put32(acc_handle, &sge32[0].phys_addr,
5893     response_dma_obj.dma_cookie[0].dmac_address);

```

```

5894     ddi_put32(acc_handle, &sge32[1].length, request_xferlen);
5895     ddi_put32(acc_handle, &sge32[1].phys_addr,
5896     request_dma_obj.dma_cookie[0].dmac_address);
5897 #else
5898     con_log(CL_ANN1, (CE_CONT,
5899     "issue_mfi_smp: DDI_MODEL_LP64"));
5900     sge64 = &smp->sgl[0].sge64[0];
5901     ddi_put32(acc_handle, &sge64[0].length, response_xferlen);
5902     ddi_put64(acc_handle, &sge64[0].phys_addr,
5903     response_dma_obj.dma_cookie[0].dmac_address);
5904     ddi_put32(acc_handle, &sge64[1].length, request_xferlen);
5905     ddi_put64(acc_handle, &sge64[1].phys_addr,
5906     request_dma_obj.dma_cookie[0].dmac_address);
5907 #endif
5908 }
5909 con_log(CL_ANN1, (CE_CONT, "issue_mfi_smp : "
5910 "smp->response_xferlen = %d, smp->request_xferlen = %d "
5911 "smp->data_xfer_len = %d", ddi_get32(acc_handle, &sge32[0].length),
5912 ddi_get32(acc_handle, &sge32[1].length),
5913 ddi_get32(acc_handle, &smp->data_xfer_len)));

5915 cmd->sync_cmd = MRSAS_TRUE;
5916 cmd->frame_count = 1;

5918 if (instance->tbolt) {
5919     mr_sas_tbolt_build_mfi_cmd(instance, cmd);
5920 }

5922 if (instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd)) {
5923     con_log(CL_ANN, (CE_WARN,
5924     "issue_mfi_smp: fw_ioctl failed"));
5925 } else {
5926     con_log(CL_ANN1, (CE_CONT,
5927     "issue_mfi_smp: copy to user space"));

5929     if (request_xferlen) {
5930         for (i = 0; i < request_xferlen; i++) {
5931             if (ddi_copyout(
5932             (uint8_t *)request_dma_obj.buffer +
5933             i, (uint8_t *)request_ubuf + i,
5934             1, mode)) {
5935                 con_log(CL_ANN, (CE_WARN,
5936                 "issue_mfi_smp : copy to user space"
5937                 " failed"));
5938                 return (DDI_FAILURE);
5939             }
5940         }
5941     }

5943     if (response_xferlen) {
5944         for (i = 0; i < response_xferlen; i++) {
5945             if (ddi_copyout(
5946             (uint8_t *)response_dma_obj.buffer
5947             + i, (uint8_t *)response_ubuf
5948             + i, 1, mode)) {
5949                 con_log(CL_ANN, (CE_WARN,
5950                 "issue_mfi_smp : copy to "
5951                 "user space failed"));
5952                 return (DDI_FAILURE);
5953             }
5954         }
5955     }
5956 }

5958 ksm->cmd_status = ddi_get8(acc_handle, &smp->cmd_status);
5959 con_log(CL_ANN1, (CE_NOTE, "issue_mfi_smp: smp->cmd_status = %d",

```

```

5960         ksmpt->cmd_status));
5961     DTRACE_PROBE2(issue_smp, uint8_t, ksmpt->cmd, uint8_t, ksmpt->cmd_status);

5963     if (request_xferlen) {
5964         /* free kernel buffer */
5965         if (mrsas_free_dma_obj(instance, request_dma_obj) !=
5966             DDI_SUCCESS)
5967             return (DDI_FAILURE);
5968     }

5970     if (response_xferlen) {
5971         /* free kernel buffer */
5972         if (mrsas_free_dma_obj(instance, response_dma_obj) !=
5973             DDI_SUCCESS)
5974             return (DDI_FAILURE);
5975     }

5977     return (DDI_SUCCESS);
5978 }

5980 /*
5981  * issue_mfi_stp
5982  */
5983 static int
5984 issue_mfi_stp(struct mrsas_instance *instance, struct mrsas_ioctl *ioctl,
5985              struct mrsas_cmd *cmd, int mode)
5986 {
5987     void *fis_ubuf;
5988     void *data_ubuf;
5989     uint32_t fis_xferlen = 0;
5990     uint32_t new_xfer_length1 = 0;
5991     uint32_t new_xfer_length2 = 0;
5992     uint32_t data_xferlen = 0;
5993     uint_t model;
5994     dma_obj_t fis_dma_obj;
5995     dma_obj_t data_dma_obj;
5996     struct mrsas_stp_frame *kstp;
5997     struct mrsas_stp_frame *stp;
5998     ddi_acc_handle_t acc_handle = cmd->frame_dma_obj.acc_handle;
5999     int i;

6001     stp = &cmd->frame->stp;
6002     kstp = (struct mrsas_stp_frame *)&ioctl->frame[0];

6004     if (instance->adapterresetinprogress) {
6005         con_log(CL_ANN1, (CE_WARN, "Reset flag set, "
6006             "returning mfi_pkt and setting TRAN_BUSY\n"));
6007         return (DDI_FAILURE);
6008     }
6009     model = ddi_model_convert_from(mode & FMODELS);
6010     if (model == DDI_MODEL_ILP32) {
6011         con_log(CL_ANN1, (CE_CONT, "issue_mfi_stp: DDI_MODEL_ILP32"));

6013         fis_xferlen = kstp->sgl.sge32[0].length;
6014         data_xferlen = kstp->sgl.sge32[1].length;

6016         fis_ubuf = (void *) (ulong_t) kstp->sgl.sge32[0].phys_addr;
6017         data_ubuf = (void *) (ulong_t) kstp->sgl.sge32[1].phys_addr;
6018     } else {
5780     }
5781     else
5782     {
6019 #ifdef _ILP32
6020         con_log(CL_ANN1, (CE_CONT, "issue_mfi_stp: DDI_MODEL_ILP32"));

6022         fis_xferlen = kstp->sgl.sge32[0].length;

```

```

6023         data_xferlen = kstp->sgl.sge32[1].length;

6025         fis_ubuf = (void *) (ulong_t) kstp->sgl.sge32[0].phys_addr;
6026         data_ubuf = (void *) (ulong_t) kstp->sgl.sge32[1].phys_addr;
6027     #else
6028         con_log(CL_ANN1, (CE_CONT, "issue_mfi_stp: DDI_MODEL_LP64"));

6030         fis_xferlen = kstp->sgl.sge64[0].length;
6031         data_xferlen = kstp->sgl.sge64[1].length;

6033         fis_ubuf = (void *) (ulong_t) kstp->sgl.sge64[0].phys_addr;
6034         data_ubuf = (void *) (ulong_t) kstp->sgl.sge64[1].phys_addr;
6035     #endif
6036     }

6039     if (fis_xferlen) {
6040         con_log(CL_ANN, (CE_CONT, "issue_mfi_stp: "
6041             "fis_ubuf = %p fis_xferlen = %x", fis_ubuf, fis_xferlen));

6043         /* means IOCTL requires DMA */
6044         /* allocate the data transfer buffer */
6045         /* fis_dma_obj.size = fis_xferlen; */
6046         MRSAS_GET_BOUNDARY_ALIGNED_LEN(fis_xferlen,
6047             new_xfer_length1, PAGE_SIZE);
6048         //fis_dma_obj.size = fis_xferlen;
6049         MRSAS_GET_BOUNDARY_ALIGNED_LEN(fis_xferlen, new_xfer_length1, PAGE
6050             fis_dma_obj.size = new_xfer_length1;
6051         fis_dma_obj.dma_attr = mrsas_generic_dma_attr;
6052         fis_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFU;
6053         fis_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFU;
6054         fis_dma_obj.dma_attr.dma_attr_sgllen = 1;
6055         fis_dma_obj.dma_attr.dma_attr_align = 1;

6056         /* allocate kernel buffer for DMA */
6057         if (mrsas_alloc_dma_obj(instance, &fis_dma_obj,
6058             (uchar_t) DDI_STRUCTURE_LE_ACC) != 1) {
6059             con_log(CL_ANN, (CE_WARN, "issue_mfi_stp: "
6060                 "could not allocate data transfer buffer.));
6061             return (DDI_FAILURE);
6062         }
6063         (void) memset(fis_dma_obj.buffer, 0, fis_xferlen);

6064         /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
6065         for (i = 0; i < fis_xferlen; i++) {
6066             if (ddi_copyin((uint8_t *) fis_ubuf + i,
6067                 (uint8_t *) fis_dma_obj.buffer + i, 1, mode)) {
6068                 con_log(CL_ANN, (CE_WARN, "issue_mfi_stp: "
6069                     "copy from user space failed"));
6070                 return (DDI_FAILURE);
6071             }
6072         }
6073     }

6075     if (data_xferlen) {
6076         con_log(CL_ANN, (CE_CONT, "issue_mfi_stp: data_ubuf = %p "
6077             "data_xferlen = %x", data_ubuf, data_xferlen));

6079         /* means IOCTL requires DMA */
6080         /* allocate the data transfer buffer */
6081         /* data_dma_obj.size = data_xferlen; */
6082         MRSAS_GET_BOUNDARY_ALIGNED_LEN(data_xferlen, new_xfer_length2,
6083             PAGE_SIZE);
6084         //data_dma_obj.size = data_xferlen;
6085         MRSAS_GET_BOUNDARY_ALIGNED_LEN(data_xferlen, new_xfer_length2, PAG
6086         data_dma_obj.size = new_xfer_length2;

```

```

6085     data_dma_obj.dma_attr = mrsas_generic_dma_attr;
6086     data_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
6087     data_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
6088     data_dma_obj.dma_attr.dma_attr_sgllen = 1;
6089     data_dma_obj.dma_attr.dma_attr_align = 1;

6091     /* allocate kernel buffer for DMA */
6092     /* allocate kernel buffer for DMA */
6093     if (mrsas_alloc_dma_obj(instance, &data_dma_obj,
6094         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
6095         con_log(CL_ANN, (CE_WARN, "issue_mfi_stp: "
6096             "could not allocate data transfer buffer."));
6097         return (DDI_FAILURE);
6098     }
6099     (void) memset(data_dma_obj.buffer, 0, data_xferlen);

6100     /* If IOCTL requires DMA WRITE, do ddi_copyin IOCTL data copy */
6101     for (i = 0; i < data_xferlen; i++) {
6102         if (ddi_copyin((uint8_t *)data_ubuf + i,
6103             (uint8_t *)data_dma_obj.buffer + i, 1, mode)) {
6104             con_log(CL_ANN, (CE_WARN, "issue_mfi_stp: "
6105                 "copy from user space failed"));
6106             return (DDI_FAILURE);
6107         }
6108     }
6109 }

6111 ddi_put8(acc_handle, &stp->cmd, kstp->cmd);
6112 ddi_put8(acc_handle, &stp->cmd_status, 0);
6113 ddi_put8(acc_handle, &stp->connection_status, 0);
6114 ddi_put8(acc_handle, &stp->target_id, kstp->target_id);
6115 ddi_put8(acc_handle, &stp->sge_count, kstp->sge_count);

6117 ddi_put16(acc_handle, &stp->timeout, kstp->timeout);
6118 ddi_put32(acc_handle, &stp->data_xfer_len, kstp->data_xfer_len);

6120 ddi_rep_put8(acc_handle, (uint8_t *)kstp->fis, (uint8_t *)stp->fis, 10,
6121     DDI_DEV_AUTOINCR);

6123 ddi_put16(acc_handle, &stp->flags, kstp->flags & ~MFI_FRAME_SGL64);
6124 ddi_put32(acc_handle, &stp->stp_flags, kstp->stp_flags);
6125 ddi_put32(acc_handle, &stp->sgl.sge32[0].length, fis_xferlen);
6126 ddi_put32(acc_handle, &stp->sgl.sge32[0].phys_addr,
6127     fis_dma_obj.dma_cookie[0].dmac_address);
6128 ddi_put32(acc_handle, &stp->sgl.sge32[1].length, data_xferlen);
6129 ddi_put32(acc_handle, &stp->sgl.sge32[1].phys_addr,
6130     data_dma_obj.dma_cookie[0].dmac_address);

6132 cmd->sync_cmd = MRSAS_TRUE;
6133 cmd->frame_count = 1;

6135 if (instance->tbolt) {
6136     mr_sas_tbolt_build_mfi_cmd(instance, cmd);
6137 }

6139 if (instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd)) {
6140     con_log(CL_ANN, (CE_WARN, "issue_mfi_stp: fw_ioctl failed"));
6141 } else {

6143     if (fis_xferlen) {
6144         for (i = 0; i < fis_xferlen; i++) {
6145             if (ddi_copyout(
6146                 (uint8_t *)fis_dma_obj.buffer + i,
6147                 (uint8_t *)fis_ubuf + i, 1, mode)) {
6148                 con_log(CL_ANN, (CE_WARN,
6149                     "issue_mfi_stp : copy to "

```

```

6150         "user space failed"));
6151         return (DDI_FAILURE);
6152     }
6153 }
6154 }
6155 }
6156 if (data_xferlen) {
6157     for (i = 0; i < data_xferlen; i++) {
6158         if (ddi_copyout(
6159             (uint8_t *)data_dma_obj.buffer + i,
6160             (uint8_t *)data_ubuf + i, 1, mode)) {
6161             con_log(CL_ANN, (CE_WARN,
6162                 "issue_mfi_stp : copy to "
6163                 "user space failed"));
6164             return (DDI_FAILURE);
6165         }
6166     }
6167 }

6169 kstp->cmd_status = ddi_get8(acc_handle, &stp->cmd_status);
6170 con_log(CL_ANN1, (CE_NOTE, "issue_mfi_stp: stp->cmd_status = %d",
6171     kstp->cmd_status));
6172 DTRACE_PROBE2(issue_stp, uint8_t, kstp->cmd, uint8_t, kstp->cmd_status);

6174 if (fis_xferlen) {
6175     /* free kernel buffer */
6176     if (mrsas_free_dma_obj(instance, fis_dma_obj) != DDI_SUCCESS)
6177         return (DDI_FAILURE);
6178 }

6180 if (data_xferlen) {
6181     /* free kernel buffer */
6182     if (mrsas_free_dma_obj(instance, data_dma_obj) != DDI_SUCCESS)
6183         return (DDI_FAILURE);
6184 }

6186 return (DDI_SUCCESS);
6187 }
6188 _____unchanged_portion_omitted_____

6318 /*
6319  * handle_mfi_ioctl
6320  */
6321 static int
6322 handle_mfi_ioctl(struct mrsas_instance *instance, struct mrsas_ioctl *ioctl,
6323     int mode)
6324 {
6325     int     rval = DDI_SUCCESS;

6327     struct mrsas_header *hdr;
6328     struct mrsas_cmd *cmd;

6330     if (instance->tbolt) {
6331         cmd = get_raid_msg_mfi_pkt(instance);
6332     } else {
6333         cmd = get_mfi_pkt(instance);
6334     }
6335     if (!cmd) {
6336         con_log(CL_ANN, (CE_WARN, "mr_sas: "
6337             "failed to get a cmd packet"));
6338         DTRACE_PROBE2(mfi_ioctl_err, uint16_t,
6339             instance->fw_outstanding, uint16_t, instance->max_fw_cmds);
6340         cmn_err(CE_WARN,
6341             "Failed to get a cmd from free-pool in handle_mfi_ioctl(). "
6342             "fw_outstanding=0x%X max_fw_cmds=0x%X",
6343             instance->fw_outstanding, instance->max_fw_cmds);

```

```

6340         return (DDI_FAILURE);
6341     }

6343     /* Clear the frame buffer and assign back the context id */
6344     (void) memset((char *)&cmd->frame[0], 0, sizeof(union mrsas_frame));
6345     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
6346             cmd->index);

6348     hdr = (struct mrsas_header *)&iocctl->frame[0];

6350     switch (ddi_get8(cmd->frame_dma_obj.acc_handle, &hdr->cmd)) {
6351     case MFI_CMD_OP_DCMD:
6352         rval = issue_mfi_dcmd(instance, iocctl, cmd, mode);
6353         break;
6354     case MFI_CMD_OP_SMP:
6355         rval = issue_mfi_smp(instance, iocctl, cmd, mode);
6356         break;
6357     case MFI_CMD_OP_STP:
6358         rval = issue_mfi_stp(instance, iocctl, cmd, mode);
6359         break;
6360     case MFI_CMD_OP_LD_SCSI:
6361     case MFI_CMD_OP_PD_SCSI:
6362         rval = issue_mfi_pthru(instance, iocctl, cmd, mode);
6363         break;
6364     default:
6365         con_log(CL_ANN, (CE_WARN, "handle_mfi_iocctl: "
6366             "invalid mfi iocctl hdr->cmd = %d", hdr->cmd));
6367         rval = DDI_FAILURE;
6368         break;
6369     }

6371     if (mrsas_common_check(instance, cmd) != DDI_SUCCESS)
6372         rval = DDI_FAILURE;

6374     if (instance->tbolt) {
6375         return_raid_msg_mfi_pkt(instance, cmd);
6376     } else {
6377         return_mfi_pkt(instance, cmd);
6378     }

6380     return (rval);
6381 }

```

unchanged_portion_omitted

```

6399 static int
6400 register_mfi_aen(struct mrsas_instance *instance, uint32_t seq_num,
6401     uint32_t class_locale_word)
6402 {
6403     int     ret_val;

6405     struct mrsas_cmd      *cmd, *aen_cmd;
6406     struct mrsas_dcmd_frame *dcmd;
6407     union mrsas_evt_class_locale   curr_aen;
6408     union mrsas_evt_class_locale   prev_aen;

6410     con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
6411     /*
6412      * If there an AEN pending already (aen_cmd), check if the
6413      * class_locale of that pending AEN is inclusive of the new
6414      * AEN request we currently have. If it is, then we don't have
6415      * to do anything. In other words, whichever events the current
6416      * AEN request is subscribing to, have already been subscribed
6417      * to.
6418      *
6419      * If the old_cmd is _not_ inclusive, then we have to abort
6420      * that command, form a class_locale that is superset of both

```

```

6421     * old and current and re-issue to the FW
6422     */

6424     curr_aen.word = LE_32(class_locale_word);
6425     curr_aen.members.locale = LE_16(curr_aen.members.locale);
6426     aen_cmd = instance->aen_cmd;
6427     if (aen_cmd) {
6428         prev_aen.word = ddi_get32(aen_cmd->frame_dma_obj.acc_handle,
6429             &aen_cmd->frame->dcmd.mbox.w[1]);
6430         prev_aen.word = LE_32(prev_aen.word);
6431         prev_aen.members.locale = LE_16(prev_aen.members.locale);
6432         /*
6433          * A class whose enum value is smaller is inclusive of all
6434          * higher values. If a PROGRESS (= -1) was previously
6435          * registered, then a new registration requests for higher
6436          * classes need not be sent to FW. They are automatically
6437          * included.
6438          *
6439          * Locale numbers don't have such hierarchy. They are bitmap
6440          * values
6441          */
6442         if ((prev_aen.members.class <= curr_aen.members.class) &&
6443             !((prev_aen.members.locale & curr_aen.members.locale) ^
6444                 curr_aen.members.locale)) {
6445             /*
6446              * Previously issued event registration includes
6447              * current request. Nothing to do.
6448              */
6449             return (0);
6450         } else {
6451             curr_aen.members.locale |= prev_aen.members.locale;

6454             if (prev_aen.members.class < curr_aen.members.class)
6455                 curr_aen.members.class = prev_aen.members.class;

6457             ret_val = abort_aen_cmd(instance, aen_cmd);

6459             if (ret_val) {
6460                 con_log(CL_ANN, (CE_WARN, "register_mfi_aen: "
6461                     "failed to abort previous AEN command"));

6463                 return (ret_val);
6464             }
6465         }
6466     } else {
6467         curr_aen.word = LE_32(class_locale_word);
6468         curr_aen.members.locale = LE_16(curr_aen.members.locale);
6469     }

6471     if (instance->tbolt) {
6472         cmd = get_raid_msg_mfi_pkt(instance);
6473     } else {
6474         cmd = get_mfi_pkt(instance);
6475     }

6477     if (!cmd) {
6478         DTRACE_PROBE2(mfi_aen_err, uint16_t, instance->fw_outstanding,
6479             uint16_t, instance->max_fw_cmds);
6480         cmn_err(CE_WARN,
6481             "Failed to get a cmd from free-pool in register_mfi_aen(). "
6482             "fw_outstanding=0x%X max_fw_cmds=0x%X",
6483             instance->fw_outstanding, instance->max_fw_cmds);
6484         return (ENOMEM);
6485     }

```

```

6483      /* Clear the frame buffer and assign back the context id */
6484      (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
6485      ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
6486              cmd->index);

6488      dcmd = &cmd->frame->dcmd;

6490      /* for(i = 0; i < DCMD_MBOX_SZ; i++) dcmd->mbox.b[i] = 0; */
6491      (void) memset(dcmd->mbox.b, 0, DCMD_MBOX_SZ);

6493      (void) memset(instance->mfi_evt_detail_obj.buffer, 0,
6494                  sizeof (struct mrsas_evt_detail));

6496      /* Prepare DCMD for aen registration */
6497      ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd, MFI_CMD_OP_DCMD);
6498      ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd_status, 0x0);
6499      ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->sge_count, 1);
6500      ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags,
6501              MFI_FRAME_DIR_READ);
6502      ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->timeout, 0);
6503      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->data_xfer_len,
6504              sizeof (struct mrsas_evt_detail));
6505      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->opcode,
6506              MR_DCMD_CTRL_EVENT_WAIT);
6507      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->mbox.w[0], seq_num);
6508      curr_aen.members.locale = LE_16(curr_aen.members.locale);
6509      curr_aen.word = LE_32(curr_aen.word);
6510      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->mbox.w[1],
6511              curr_aen.word);
6512      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].phys_addr,
6513              instance->mfi_evt_detail_obj.dma_cookie[0].dmac_address);
6514      ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].length,
6515              sizeof (struct mrsas_evt_detail));

6517      instance->aen_seq_num = seq_num;

6520      /*
6521       * Store reference to the cmd used to register for AEN. When an
6522       * application wants us to register for AEN, we have to abort this
6523       * cmd and re-register with a new EVENT LOCALE supplied by that app
6524       */
6525      instance->aen_cmd = cmd;

6527      cmd->frame_count = 1;

6529      /* Issue the aen registration frame */
6530      /* atomic_add_16 (&instance->fw_outstanding, 1); */
6531      if (instance->tbolt) {
6532          mr_sas_tbolt_build_mfi_cmd(instance, cmd);
6533      }
6534      instance->func_ptr->issue_cmd(cmd, instance);

6536      return (0);
6537  }
  
```

unchanged_portion_omitted

```

6608 static void
6609 void
6610 io_timeout_checker(void *arg)
6611 {
6612     struct scsi_pkt *pkt;
6613     struct mrsas_instance *instance = arg;
6614     struct mrsas_cmd *cmd = NULL;
6615     struct mrsas_header *hdr;
  
```

```

6615     int time = 0;
6616     int counter = 0;
6617     struct mlist_head *pos, *next;
6618     mlist_t process_list;

6620     if (instance->adapterresetinprogress == 1) {
6621         con_log(CL_ANN, (CE_NOTE, "io_timeout_checker:"
6622             " reset in progress"));

6624         instance->timeout_id = timeout(io_timeout_checker,
6625             (void *) instance, drv_usectohz(MRSAS_1_SECOND));
6626         return;
6627     }

6629     /* See if this check needs to be in the beginning or last in ISR */
6630     if (mrsas_initiate_ocr_if_fw_is_faulty(instance) == 1) {
6631         cmn_err(CE_WARN, "io_timeout_checker: "
6632             cmn_err(CE_WARN, "io_timeout_checker: "
6633                 "FW Fault, calling reset adapter");
6634             cmn_err(CE_CONT, "io_timeout_checker: "
6635                 "fw_outstanding 0x%X max_fw_cmds 0x%X",
6636                 instance->fw_outstanding, instance->max_fw_cmds);
6637             cmn_err(CE_CONT, "io_timeout_checker: fw_outstanding 0x%X max_fw_cmds 0x%X",
6638                 instance->fw_outstanding, instance->max_fw_cmds );
6639             if (instance->adapterresetinprogress == 0) {
6640                 instance->adapterresetinprogress = 1;
6641                 if (instance->tbolt)
6642                     (void) mrsas_tbolt_reset_ppc(instance);
6643                 mrsas_tbolt_reset_ppc(instance);
6644             } else
6645                 (void) mrsas_reset_ppc(instance);
6646                 mrsas_reset_ppc(instance);
6647                 instance->adapterresetinprogress = 0;
6648             }
6649             instance->timeout_id = timeout(io_timeout_checker,
6650                 (void *) instance, drv_usectohz(MRSAS_1_SECOND));
6651             return;
6652         }

6653     INIT_LIST_HEAD(&process_list);

6655     mutex_enter(&instance->cmd_pend_mtx);
6656     mlist_for_each_safe(pos, next, &instance->cmd_pend_list) {
6657         cmd = mlist_entry(pos, struct mrsas_cmd, list);

6659         if (cmd == NULL) {
6660             continue;
6661         }

6662         if (cmd->sync_cmd == MRSAS_TRUE) {
6663             hdr = (struct mrsas_header *)&cmd->frame->hdr;
6664             if (hdr == NULL) {
6665                 continue;
6666             }
6667             time = --cmd->drv_pkt_time;
6668         } else {
6669             pkt = cmd->pkt;
6670             if (pkt == NULL) {
6671                 continue;
6672             }
6673             time = --cmd->drv_pkt_time;
6674         }
6675         if (time <= 0) {
6676             cmn_err(CE_WARN, "%llx: "
6677                 "io_timeout_checker: TIMING OUT: pkt: %p, "
6678                 "cmd %p fw_outstanding 0x%X max_fw_cmds 0x%X\n",
  
```

```

6676         gethrtime(), (void *)pkt, (void *)cmd,
6677         instance->fw_outstanding, instance->max_fw_cmds);
6678         "io_timeout_checker: TIMING OUT: pkt "
6679         ": %p, cmd %p fw_outstanding 0x%X max_fw_cmds 0x%X\n"
6680         gethrtime(), (void *)pkt, (void *)cmd, instance-
6681
6682         counter++;
6683         break;
6684     }
6685     mutex_exit(&instance->cmd_pend_mtx);
6686
6687     if (counter) {
6688         if (instance->disable_online_ctrl_reset == 1) {
6689             cmn_err(CE_WARN, "mr_sas %d: %s(): OCR is NOT "
6690                  "supported by Firmware, KILL adapter!!!",
6691                  cmn_err(CE_WARN, "mr_sas %d: %s(): OCR is NOT supported
6692                  instance->instance, __func__);
6693
6694             if (instance->tbolt)
6695                 mrsas_tbolt_kill_adapter(instance);
6696             (void) mrsas_tbolt_kill_adapter(instance);
6697         } else
6698             (void) mrsas_kill_adapter(instance);
6699
6700         return;
6701     } else {
6702         if (cmd->retry_count_for_ocr <= IO_RETRY_COUNT) {
6703             if (instance->adapterresetinprogress == 0) {
6704                 if (instance->tbolt) {
6705                     (void) mrsas_tbolt_reset_ppc(
6706                         instance);
6707                 } else {
6708                     (void) mrsas_reset_ppc(
6709                         instance);
6710                     if (instance->tbolt)
6711                         mrsas_tbolt_reset_ppc(instance);
6712                     else
6713                         mrsas_reset_ppc(instance);
6714                 }
6715             } else {
6716                 cmn_err(CE_WARN,
6717                     "io_timeout_checker: "
6718                     "cmd %p cmd->index %d "
6719                     "timed out even after 3 resets: "
6720                     "so KILL adapter", (void *)cmd, cmd->index);
6721
6722                 mrsas_print_cmd_details(instance, cmd, 0xDD);
6723
6724                 if (instance->tbolt)
6725                     mrsas_tbolt_kill_adapter(instance);
6726                 (void) mrsas_tbolt_kill_adapter(instance);
6727             } else
6728                 (void) mrsas_kill_adapter(instance);
6729             return;
6730         }
6731     }
6732     }
6733     con_log(CL_ANN, (CE_NOTE, "mrsas: "
6734         "schedule next timeout check: "
6735         "do timeout \n"));
6736     instance->timeout_id =
6737         timeout(io_timeout_checker, (void *)instance,
6738             drv_usectoh(MRSAS_1_SECOND));
6739 }

```

unchanged_portion_omitted

```

6739 static void
6740 issue_cmd_ppc(struct mrsas_cmd *cmd, struct mrsas_instance *instance)
6741 {
6742     struct scsi_pkt *pkt;
6743     atomic_add_i64(&instance->fw_outstanding, 1);
6744
6745     pkt = cmd->pkt;
6746     if (pkt) {
6747         con_log(CL_DLEVEL1, (CE_NOTE, "%llx : issue_cmd_ppc:"
6748             "ISSUED CMD TO FW : called : cmd:"
6749             ": %p instance : %p pkt : %p pkt_time : %x\n",
6750             gethrtime(), (void *)cmd, (void *)instance,
6751             (void *)pkt, cmd->drv_pkt_time));
6752         if (instance->adapterresetinprogress) {
6753             cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
6754             con_log(CL_ANN1, (CE_NOTE, "Reset the scsi_pkt timer"));
6755         } else {
6756             push_pending_mfi_pkt(instance, cmd);
6757         }
6758     } else {
6759         con_log(CL_DLEVEL1, (CE_NOTE, "%llx : issue_cmd_ppc:"
6760             "ISSUED CMD TO FW : called : cmd : %p, instance: %p"
6761             "(NO PKT)\n", gethrtime(), (void *)cmd, (void *)instance));
6762     }
6763
6764     mutex_enter(&instance->reg_write_mtx);
6765     ASSERT(mutex_owned(&instance->reg_write_mtx));
6766     /* Issue the command to the FW */
6767     WR_IB_QPORT((cmd->frame_phys_addr) |
6768         (((cmd->frame_count - 1) << 1) | 1), instance);
6769     mutex_exit(&instance->reg_write_mtx);
6770
6771 }
6772
6773 /*
6774 * issue_cmd_in_sync_mode
6775 */
6776 static int
6777 issue_cmd_in_sync_mode_ppc(struct mrsas_instance *instance,
6778 struct mrsas_cmd *cmd)
6779 {
6780     int i;
6781     uint32_t msecs = MFI_POLL_TIMEOUT_SECS * (10 * MILLISEC);
6782     struct mrsas_header *hdr = &cmd->frame->hdr;
6783
6784     con_log(CL_ANN1, (CE_NOTE, "issue_cmd_in_sync_mode_ppc: called"));
6785
6786     if (instance->adapterresetinprogress) {
6787         cmd->drv_pkt_time = ddi_geti64(
6788             cmd->frame_dma_obj.acc_handle, &hdr->timeout);
6789         if (cmd->drv_pkt_time < debug_timeout_g)
6790             cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
6791
6792         con_log(CL_ANN1, (CE_NOTE, "sync_mode_ppc: "
6793             "issue and return in reset case\n"));
6794         WR_IB_QPORT((cmd->frame_phys_addr) |
6795             (((cmd->frame_count - 1) << 1) | 1), instance);
6796
6797         return (DDI_SUCCESS);
6798     } else {
6799         con_log(CL_ANN1, (CE_NOTE, "sync_mode_ppc: pushing the pkt\n"));
6800         push_pending_mfi_pkt(instance, cmd);
6801     }

```

```

6803     cmd->cmd_status = ENODATA;

6805     mutex_enter(&instance->reg_write_mtx);
6806     ASSERT(mutex_owned(&instance->reg_write_mtx));
6807     /* Issue the command to the FW */
6808     WR_IB_OPORT((cmd->frame_phys_addr) | 1), instance);
6809     mutex_exit(&instance->reg_write_mtx);

6811     mutex_enter(&instance->int_cmd_mtx);
6812     for (i = 0; i < msecs && (cmd->cmd_status == ENODATA); i++) {
6813         cv_wait(&instance->int_cmd_cv, &instance->int_cmd_mtx);
6814     }
6815     mutex_exit(&instance->int_cmd_mtx);

6817     con_log(CL_ANN1, (CE_NOTE, "issue_cmd_in_sync_mode_ppc: done"));

6819     if (i < (msecs - 1)) {
6820         return (DDI_SUCCESS);
6821     } else {
6822         return (DDI_FAILURE);
6823     }
6824 }

```

unchanged portion omitted

```

6912 static int
6913 intr_ack_ppc(struct mrsas_instance *instance)
6914 {
6915     uint32_t status;
6916     int ret = DDI_INTR_CLAIMED;

6918     con_log(CL_ANN1, (CE_NOTE, "intr_ack_ppc: called"));

6920     /* check if it is our interrupt */
6921     status = RD_OB_INTR_STATUS(instance);

6923     con_log(CL_ANN1, (CE_NOTE, "intr_ack_ppc: status = 0x%x", status));

6925     if (!(status & MFI_REPLY_2108_MESSAGE_INTR)) {
6926         ret = DDI_INTR_UNCLAIMED;
6927     }

6929     if (mrsas_check_acc_handle(instance->regmap_handle) != DDI_SUCCESS) {
6930         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
6931         ret = DDI_INTR_UNCLAIMED;
6932     }

6934     if (ret == DDI_INTR_UNCLAIMED) {
6935         return (ret);
6936     }
6937     /* clear the interrupt by writing back the same value */
6938     WR_OB_DOORBELL_CLEAR(status, instance);

6940     /* dummy READ */
6941     status = RD_OB_INTR_STATUS(instance);

6943     con_log(CL_ANN1, (CE_NOTE, "intr_ack_ppc: interrupt cleared"));

6945     return (ret);
6946 }

```

unchanged portion omitted

```

6972 static int
6973 mrsas_reset_ppc(struct mrsas_instance *instance)
6974 {

```

```

6975     uint32_t status;
6976     uint32_t retry = 0;
6977     uint32_t cur_abs_reg_val;
6978     uint32_t fw_state;

6980     con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

6982     if (instance->deadadapter == 1) {
6983         cmn_err(CE_WARN, "mrsas_reset_ppc: "
6984             "no more resets as HBA has been marked dead ");
6985         return (DDI_FAILURE);
6986     }
6987     mutex_enter(&instance->ocr_flags_mtx);
6988     instance->adapterresetinprogress = 1;
6989     mutex_exit(&instance->ocr_flags_mtx);
6990     con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: adapterresetinprogress "
6991         "flag set, time %llx", gethrtime()));

6993     instance->func_ptr->disable_intr(instance);
6994     retry_reset:
6995     WR_IB_WRITE_SEQ(0, instance);
6996     WR_IB_WRITE_SEQ(4, instance);
6997     WR_IB_WRITE_SEQ(0xb, instance);
6998     WR_IB_WRITE_SEQ(2, instance);
6999     WR_IB_WRITE_SEQ(7, instance);
7000     WR_IB_WRITE_SEQ(0xd, instance);
7001     con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: magic number written "
7002         "to write sequence register\n"));
7003     delay(100 * drv_usec2hz(MILLISEC));
7004     status = RD_OB_DRWE(instance);

7006     while (!(status & DIAG_WRITE_ENABLE)) {
7007         delay(100 * drv_usec2hz(MILLISEC));
7008         status = RD_OB_DRWE(instance);
7009         if (retry++ == 100) {
7010             cmn_err(CE_WARN, "mrsas_reset_ppc: DRWE bit "
7011                 "check retry count %d", retry);
7012             return (DDI_FAILURE);
7013         }
7014     }
7015     WR_IB_DRWE(status | DIAG_RESET_ADAPTER, instance);
7016     delay(100 * drv_usec2hz(MILLISEC));
7017     status = RD_OB_DRWE(instance);
7018     while (status & DIAG_RESET_ADAPTER) {
7019         delay(100 * drv_usec2hz(MILLISEC));
7020         status = RD_OB_DRWE(instance);
7021         if (retry++ == 100) {
7022             cmn_err(CE_WARN, "mrsas_reset_ppc: "
7023                 "RESET FAILED. KILL adapter called.");
7024             cmn_err(CE_WARN, "mrsas_reset_ppc: RESET FAILED. KILL adapter cal
7025                 (void) mrsas_kill_adapter(instance);
7026                 return (DDI_FAILURE);
7027             }
7028         }
7029     }
7030     con_log(CL_ANN, (CE_NOTE, "mrsas_reset_ppc: Adapter reset complete"));
7031     con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7032         "Calling mfi_state_transition_to_ready"));

7033     /* Mark HBA as bad, if FW is fault after 3 continuous resets */
7034     if (mfi_state_transition_to_ready(instance) ||
7035         debug_fw_faults_after_ocr_g == 1) {
7036         cur_abs_reg_val =
7037             instance->func_ptr->read_fw_status_reg(instance);

```

```

7038         fw_state          = cur_abs_reg_val & MFI_STATE_MASK;

7040 #ifdef OCRDEBUG
7041         con_log(CL_ANN1, (CE_NOTE,
7042             "mrsas_reset_ppc :before fake: FW is not ready "
7043             "FW state = 0x%x", fw_state));
7044         if (debug_fw_faults_after_ocr_g == 1)
7045             fw_state = MFI_STATE_FAULT;
7046 #endif

7048         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc : FW is not ready "
7049             "FW state = 0x%x", fw_state));

7051         if (fw_state == MFI_STATE_FAULT) {
7052             /* increment the count */
7053             instance->fw_fault_count_after_ocr++;
7054             if (instance->fw_fault_count_after_ocr
7055                 < MAX_FW_RESET_COUNT) {
7056                 cmn_err(CE_WARN, "mrsas_reset_ppc: "
7057                     "FW is in fault after OCR count %d "
7058                     "Retry Reset",
7059                     instance->fw_fault_count_after_ocr);
7060                 goto retry_reset;
7061             } else {
7062                 cmn_err(CE_WARN, "mrsas_reset_ppc: "
7063                     "Max Reset Count exceeded >%d"
7064                     "Mark HBA as bad, KILL adapter",
7065                     MAX_FW_RESET_COUNT);
7066                 cmn_err(CE_WARN, "Mark HBA as bad, KILL adapter", MAX_FW_RESE
7067             }
7068             (void) mrsas_kill_adapter(instance);
7069             return (DDI_FAILURE);
7070         }
7071     }
7072 }
7073 /* reset the counter as FW is up after OCR */
7074 instance->fw_fault_count_after_ocr = 0;

7077 ddi_put32(instance->mfi_internal_dma_obj.acc_handle,
7078     instance->producer, 0);

7080 ddi_put32(instance->mfi_internal_dma_obj.acc_handle,
7081     instance->consumer, 0);

7083 con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7084     " after resetting produconsumer chck indexes:"
7085     "producer %x consumer %x", *instance->producer,
7086     *instance->consumer));

7088 con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7089     "Calling mrsas_issue_init_mfi"));
7090 (void) mrsas_issue_init_mfi(instance);
7091 con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7092     "mrsas_issue_init_mfi Done"));

7094 con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7095     "Calling mrsas_print_pending_cmd\n"));
7096 (void) mrsas_print_pending_cmds(instance);
7097 con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7098     "mrsas_print_pending_cmd done\n"));

7100 instance->func_ptr->enable_intr(instance);
7101 instance->fw_outstanding = 0;

```

```

7103         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7104             "Calling mrsas_issue_pending_cmds"));
7105         (void) mrsas_issue_pending_cmds(instance);
7106         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7107             "issue_pending_cmds done.\n"));

7109         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7110             "Calling aen registration"));

7113         instance->aen_cmd->retry_count_for_ocr = 0;
7114         instance->aen_cmd->drv_pkt_time = 0;

7116         instance->func_ptr->issue_cmd(instance->aen_cmd, instance);
7117         con_log(CL_ANN1, (CE_NOTE, "Unsetting adpresetinprogress flag.\n"));

7119         mutex_enter(&instance->ocr_flags_mtx);
7120         instance->adapterresetinprogress = 0;
7121         mutex_exit(&instance->ocr_flags_mtx);
7122         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc: "
7123             "adpterresetinprogress flag unset"));

7125         con_log(CL_ANN1, (CE_NOTE, "mrsas_reset_ppc done\n"));
7126         return (DDI_SUCCESS);
7127     }

7129 /*
7130  * FMA functions.
7131  */
7132 int
7133 mrsas_common_check(struct mrsas_instance *instance, struct mrsas_cmd *cmd)
7134 {
7135     int ret = DDI_SUCCESS;

7137     if (cmd != NULL &&
7138         mrsas_check_dma_handle(cmd->frame_dma_obj.dma_handle) !=
7139         DDI_SUCCESS) {
7140         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);
7141         if (cmd->pkt != NULL) {
7142             cmd->pkt->pkt_reason = CMD_TRAN_ERR;
7143             cmd->pkt->pkt_statistics = 0;
7144         }
7145         ret = DDI_FAILURE;
7146     }
7147     if (mrsas_check_dma_handle(instance->mfi_internal_dma_obj.dma_handle)
7148         != DDI_SUCCESS) {
7149         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);
7150         if (cmd != NULL && cmd->pkt != NULL) {
7151             cmd->pkt->pkt_reason = CMD_TRAN_ERR;
7152             cmd->pkt->pkt_statistics = 0;
7153         }
7154         ret = DDI_FAILURE;
7155     }
7156     if (mrsas_check_dma_handle(instance->mfi_evt_detail_obj.dma_handle) !=
7157         DDI_SUCCESS) {
7158         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);
7159         if (cmd != NULL && cmd->pkt != NULL) {
7160             cmd->pkt->pkt_reason = CMD_TRAN_ERR;
7161             cmd->pkt->pkt_statistics = 0;
7162         }
7163         ret = DDI_FAILURE;
7164     }
7165     if (mrsas_check_acc_handle(instance->regmap_handle) != DDI_SUCCESS) {
7166         ddi_fm_service_impact(instance->dip, DDI_SERVICE_UNAFFECTED);
7167     }

7168     ddi_fm_acc_err_clear(instance->regmap_handle, DDI_FME_VER0);

```

```

7170         if (cmd != NULL && cmd->pkt != NULL) {
7171             cmd->pkt->pkt_reason = CMD_TRAN_ERR;
7172             cmd->pkt->pkt_statistics = 0;
7173         }
7174         ret = DDI_FAILURE;
7175     }

7177     return (ret);
7178 }

7180 /*ARGSUSED*/
7181 static int
7182 mrsas_fm_error_cb(dev_info_t *dip, ddi_fm_error_t *err, const void *impl_data)
7183 {
7184     /*
7185      * as the driver can always deal with an error in any dma or
7186      * access handle, we can just return the fme_status value.
7187      */
7188     pci_ereport_post(dip, err, NULL);
7189     return (err->fme_status);
7190 }

7192 static void
7193 mrsas_fm_init(struct mrsas_instance *instance)
7194 {
7195     /* Need to change iblock to priority for new MSI intr */
7196     ddi_iblock_cookie_t fm_ibc;

7198     /* Only register with IO Fault Services if we have some capability */
7199     if (instance->fm_capabilities) {
7200         /* Adjust access and dma attributes for FMA */
7201         endian_attr.devacc_attr.access = DDI_FLAGERR_ACC;
7202         mrsas_generic_dma_attr.dma_attr.flags = DDI_DMA_FLAGERR;

7204         /*
7205          * Register capabilities with IO Fault Services.
7206          * fm_capabilities will be updated to indicate
7207          * capabilities actually supported (not requested.)
7208          */

7210         ddi_fm_init(instance->dip, &instance->fm_capabilities, &fm_ibc);

7212         /*
7213          * Initialize pci ereport capabilities if ereport
7214          * capable (should always be.)
7215          */

7217         if (DDI_FM_EREPORT_CAP(instance->fm_capabilities) ||
7218             DDI_FM_ERRCB_CAP(instance->fm_capabilities)) {
7219             pci_ereport_setup(instance->dip);
7220         }

7222         /*
7223          * Register error callback if error callback capable.
7224          */
7225         if (DDI_FM_ERRCB_CAP(instance->fm_capabilities)) {
7226             ddi_fm_handler_register(instance->dip,
7227                                     mrsas_fm_error_cb, (void*) instance);
7228         }
7229     } else {
7230         endian_attr.devacc_attr.access = DDI_DEFAULT_ACC;
7231         mrsas_generic_dma_attr.dma_attr.flags = 0;
7232     }
7233 }

```

```

7235 static void
7236 mrsas_fm_fini(struct mrsas_instance *instance)
7237 {
7238     /* Only unregister FMA capabilities if registered */
7239     if (instance->fm_capabilities) {
7240         /*
7241          * Un-register error callback if error callback capable.
7242          */
7243         if (DDI_FM_ERRCB_CAP(instance->fm_capabilities)) {
7244             ddi_fm_handler_unregister(instance->dip);
7245         }

7247         /*
7248          * Release any resources allocated by pci_ereport_setup()
7249          */
7250         if (DDI_FM_EREPORT_CAP(instance->fm_capabilities) ||
7251             DDI_FM_ERRCB_CAP(instance->fm_capabilities)) {
7252             pci_ereport_tearardown(instance->dip);
7253         }

7255         /* Unregister from IO Fault Services */
7256         ddi_fm_fini(instance->dip);

7258         /* Adjust access and dma attributes for FMA */
7259         endian_attr.devacc_attr.access = DDI_DEFAULT_ACC;
7260         mrsas_generic_dma_attr.dma_attr.flags = 0;
7261     }
7262 }

7264 int
7265 mrsas_check_acc_handle(ddi_acc_handle_t handle)
7266 {
7267     ddi_fm_error_t de;

7269     if (handle == NULL) {
7270         return (DDI_FAILURE);
7271     }

7273     ddi_fm_acc_err_get(handle, &de, DDI_FME_VERSION);

7275     return (de.fme_status);
7276 }

7278 int
7279 mrsas_check_dma_handle(ddi_dma_handle_t handle)
7280 {
7281     ddi_fm_error_t de;

7283     if (handle == NULL) {
7284         return (DDI_FAILURE);
7285     }

7287     ddi_fm_dma_err_get(handle, &de, DDI_FME_VERSION);

7289     return (de.fme_status);
7290 }

7292 void
7293 mrsas_fm_ereport(struct mrsas_instance *instance, char *detail)
7294 {
7295     uint64_t ena;
7296     char buf[FM_MAX_CLASS];

7298     (void) snprintf(buf, FM_MAX_CLASS, "%s.%s", DDI_FM_DEVICE, detail);
7299     ena = fm_ena_generate(0, FM_ENA_FMT1);
7300     if (DDI_FM_EREPORT_CAP(instance->fm_capabilities)) {

```

```

7301         ddi_fm_ereport_post(instance->dip, buf, ena, DDI_NOSLEEP,
7302             FM_VERSION, DATA_TYPE_UINT8, FM_EREPORT_VERSION, NULL);
7303     }
7304 }

7306 static int
7307 mrsas_add_intrs(struct mrsas_instance *instance, int intr_type)
7308 {
7310     dev_info_t *dip = instance->dip;
7311     int        avail, actual, count;
7312     int        i, flag, ret;

7314     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_add_intrs: intr_type = %x",
7315         intr_type));

7317     /* Get number of interrupts */
7318     ret = ddi_intr_get_nintrs(dip, intr_type, &count);
7319     if ((ret != DDI_SUCCESS) || (count == 0)) {
7320         con_log(CL_ANN, (CE_WARN, "ddi_intr_get_nintrs() failed: "
7321             "ret %d count %d", ret, count));
7323         return (DDI_FAILURE);
7324     }

7326     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_add_intrs: count = %d ", count));

7328     /* Get number of available interrupts */
7329     ret = ddi_intr_get_navail(dip, intr_type, &avail);
7330     if ((ret != DDI_SUCCESS) || (avail == 0)) {
7331         con_log(CL_ANN, (CE_WARN, "ddi_intr_get_navail() failed: "
7332             "ret %d avail %d", ret, avail));
7334         return (DDI_FAILURE);
7335     }
7336     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_add_intrs: avail = %d ", avail));

7338     /* Only one interrupt routine. So limit the count to 1 */
7339     if (count > 1) {
7340         count = 1;
7341     }

7343     /*
7344      * Allocate an array of interrupt handlers. Currently we support
7345      * only one interrupt. The framework can be extended later.
7346      */
7347     instance->intr_htable_size = count * sizeof (ddi_intr_handle_t);
7348     instance->intr_htable = kmem_zalloc(instance->intr_htable_size,
7349         KM_SLEEP);
7350     ASSERT(instance->intr_htable);
7351     instance->intr_htable = kmem_zalloc(instance->intr_htable_size, KM_SLEEP);
7352     if (instance->intr_htable == NULL) {
7353         con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7354             "failed to allocate memory for intr-handle table"));
7355         instance->intr_htable_size = 0;
7356         return (DDI_FAILURE);
7357     }

7358     flag = ((intr_type == DDI_INTR_TYPE_MSI) ||
7359         (intr_type == DDI_INTR_TYPE_MSIX)) ?
7360         DDI_INTR_ALLOC_STRICT : DDI_INTR_ALLOC_NORMAL;
7361     flag = ((intr_type == DDI_INTR_TYPE_MSI) || (intr_type ==
7362         DDI_INTR_TYPE_MSIX)) ? DDI_INTR_ALLOC_STRICT : DDI_INTR_ALLOC_NORM

7364     /* Allocate interrupt */
7365     ret = ddi_intr_alloc(dip, instance->intr_htable, intr_type, 0,

```

```

7358         count, &actual, flag);

7360     if ((ret != DDI_SUCCESS) || (actual == 0)) {
7361         con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7362             "avail = %d", avail));
7363         goto mrsas_free_htable;
7364     }

7366     if (actual < count) {
7367         con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7368             "Requested = %d Received = %d", count, actual));
7369     }
7370     instance->intr_cnt = actual;

7372     /*
7373      * Get the priority of the interrupt allocated.
7374      */
7375     if ((ret = ddi_intr_get_pri(instance->intr_htable[0],
7376         &instance->intr_pri)) != DDI_SUCCESS) {
7377         con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7378             "get priority call failed"));
7379         goto mrsas_free_handles;
7380     }

7382     /*
7383      * Test for high level mutex. we don't support them.
7384      */
7385     if (instance->intr_pri >= ddi_intr_get_hilevel_pri()) {
7386         con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7387             "High level interrupts not supported."));
7388         goto mrsas_free_handles;
7389     }

7391     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_add_intrs: intr_pri = 0x%x ",
7392         instance->intr_pri));

7394     /* Call ddi_intr_add_handler() */
7395     for (i = 0; i < actual; i++) {
7396         ret = ddi_intr_add_handler(instance->intr_htable[i],
7397             (ddi_intr_handler_t *)mrsas_isr, (caddr_t)instance,
7398             (caddr_t)(uintptr_t)i);

7400         if (ret != DDI_SUCCESS) {
7401             con_log(CL_ANN, (CE_WARN, "mrsas_add_intrs: "
7402                 "failed %d", ret));
7403             goto mrsas_free_handles;
7404         }
7406     }

7408     con_log(CL_DLEVEL1, (CE_NOTE, " ddi_intr_add_handler done"));

7410     if ((ret = ddi_intr_get_cap(instance->intr_htable[0],
7411         &instance->intr_cap)) != DDI_SUCCESS) {
7412         con_log(CL_ANN, (CE_WARN, "ddi_intr_get_cap() failed %d",
7413             ret));
7414         goto mrsas_free_handlers;
7415     }

7417     if (instance->intr_cap & DDI_INTR_FLAG_BLOCK) {
7418         con_log(CL_ANN, (CE_WARN, "Calling ddi_intr_block_enable"));

7420         (void) ddi_intr_block_enable(instance->intr_htable,
7421             instance->intr_cnt);
7422     } else {
7423         con_log(CL_ANN, (CE_NOTE, " calling ddi_intr_enable"));

```

```

7425         for (i = 0; i < instance->intr_cnt; i++) {
7426             (void) ddi_intr_enable(instance->intr_htable[i]);
7427             con_log(CL_ANN, (CE_NOTE, "ddi intr enable returns "
7428                 "%d", i));
7429         }
7430     }

7432     return (DDI_SUCCESS);

7434 mrsas_free_handlers:
7435     for (i = 0; i < actual; i++)
7436     {
7437         (void) ddi_intr_remove_handler(instance->intr_htable[i]);
7438     }

7438 mrsas_free_handles:
7439     for (i = 0; i < actual; i++)
7440     {
7441         (void) ddi_intr_free(instance->intr_htable[i]);
7442     }

7442 mrsas_free_htable:
7443     if (instance->intr_htable != NULL)
7444         kmem_free(instance->intr_htable, instance->intr_htable_size);

7446     instance->intr_htable = NULL;
7447     instance->intr_htable_size = 0;

7449     return (DDI_FAILURE);

7451 }

7454 static void
7455 mrsas_rem_intrs(struct mrsas_instance *instance)
7456 {
7457     int i;

7459     con_log(CL_ANN, (CE_NOTE, "mrsas_rem_intrs called"));

7461     /* Disable all interrupts first */
7462     if (instance->intr_cap & DDI_INTR_FLAG_BLOCK) {
7463         (void) ddi_intr_block_disable(instance->intr_htable,
7464             instance->intr_cnt);
7465     } else {
7466         for (i = 0; i < instance->intr_cnt; i++) {
7467             (void) ddi_intr_disable(instance->intr_htable[i]);
7468         }
7469     }

7471     /* Remove all the handlers */

7473     for (i = 0; i < instance->intr_cnt; i++) {
7474         (void) ddi_intr_remove_handler(instance->intr_htable[i]);
7475         (void) ddi_intr_free(instance->intr_htable[i]);
7476     }

7478     if (instance->intr_htable != NULL)
7479         kmem_free(instance->intr_htable, instance->intr_htable_size);

7481     instance->intr_htable = NULL;
7482     instance->intr_htable_size = 0;

```

```

7484 }

7486 static int
7487 mrsas_tran_bus_config(dev_info_t *parent, uint_t flags,
7488     ddi_bus_config_op_t op, void *arg, dev_info_t **childp)
7489 {
7490     struct mrsas_instance *instance;
7491     int config;
7492     int rval = NDI_SUCCESS;

7494     char *ptr = NULL;
7495     int tgt, lun;

7497     con_log(CL_ANN1, (CE_NOTE, "Bus config called for op = %x", op));

7499     if ((instance = ddi_get_soft_state(mrsas_state,
7500         ddi_get_instance(parent))) == NULL) {
7501         return (NDI_FAILURE);
7502     }

7504     /* Hold nexus during bus_config */
7505     ndi_devi_enter(parent, &config);
7506     switch (op) {
7507     case BUS_CONFIG_ONE: {

7509         /* parse wwid/target name out of name given */
7510         if ((ptr = strchr((char *)arg, '@')) == NULL) {
7511             rval = NDI_FAILURE;
7512             break;
7513         }
7514         ptr++;

7516         if (mrsas_parse_devname(arg, &tgt, &lun) != 0) {
7517             rval = NDI_FAILURE;
7518             break;
7519         }

7521         if (lun == 0) {
7522             rval = mrsas_config_ld(instance, tgt, lun, childp);
7523         }
7524         #ifdef PDSUPPORT
7525         } else if (instance->tbolt == 1 && lun != 0) {
7526             else if (instance->tbolt == 1 && lun != 0) {
7527                 rval = mrsas_tbolt_config_pd(instance,
7528                     tgt, lun, childp);
7529             }
7530         }
7531         #endif
7532         } else {
7533             else {
7534                 rval = NDI_FAILURE;
7535             }

7537             break;
7538         }
7539         case BUS_CONFIG_DRIVER:
7540         case BUS_CONFIG_ALL: {

7542             rval = mrsas_config_all_devices(instance);

7544             rval = NDI_SUCCESS;
7545             break;
7546         }
7547     }

7549     if (rval == NDI_SUCCESS) {
7550         rval = ndi_busop_bus_config(parent, flags, op, arg, childp, 0);
7551     }

```

```

7547     }
7548     ndi_devi_exit(parent, config);

7550     con_log(CL_ANN1, (CE_NOTE, "mrsas_tran_bus_config: rval = %x",
7551         rval));
7552     return (rval);
7553 }

7555 static int
7556 mrsas_config_all_devices(struct mrsas_instance *instance)
7557 {
7558     int rval, tgt;

7560     for (tgt = 0; tgt < MRDRV_MAX_LD; tgt++) {
7561         (void) mrsas_config_ld(instance, tgt, 0, NULL);
7563     }

7565 #ifdef PDSUPPORT
7566     /* Config PD devices connected to the card */
7567     if (instance->tbolt) {
7568         if(instance->tbolt) {
7569             for (tgt = 0; tgt < instance->mr_tbolt_pd_max; tgt++) {
7570                 (void) mrsas_tbolt_config_pd(instance, tgt, 1, NULL);
7571             }
7572 #endif

7574     rval = NDI_SUCCESS;
7575     return (rval);
7576 }
    unchanged_portion_omitted

7622 static int
7623 mrsas_config_ld(struct mrsas_instance *instance, uint16_t tgt,
7624     uint8_t lun, dev_info_t *ldip)
7625 {
7626     struct scsi_device *sd;
7627     dev_info_t *child;
7628     int rval;

7630     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_config_ld: t = %d l = %d",
7631         tgt, lun));

7633     if ((child = mrsas_find_child(instance, tgt, lun)) != NULL) {
7634         if (ldip) {
7635             *ldip = child;
7636         }
7637         if (instance->mr_ld_list[tgt].flag != MRDRV_TGT_VALID) {
7638             rval = mrsas_service_evt(instance, tgt, 0,
7639                 MRSAS_EVT_UNCONFIG_TGT, NULL);
7640             con_log(CL_ANN1, (CE_WARN,
7641                 "mr_sas: DELETING STALE ENTRY rval = %d "
7642                 "tgt id = %d ", rval, tgt));
7643             return (NDI_FAILURE);
7644         }
7645         return (NDI_SUCCESS);
7646     }

7648     sd = kmem_malloc(sizeof (struct scsi_device), KM_SLEEP);
7233     if (sd == NULL) {
7234         con_log(CL_ANN1, (CE_WARN,
7235             "mrsas_config_ld: failed to allocate mem for scsi_de
7236         return (NDI_FAILURE);
7237     }

```

```

7649     sd->sd_address.a_hba_tran = instance->tran;
7650     sd->sd_address.a_target = (uint16_t)tgt;
7651     sd->sd_address.a_lun = (uint8_t)lun;

7653     if (scsi_hba_probe(sd, NULL) == SCSI_PROBE_EXISTS)
7654         rval = mrsas_config_scsi_device(instance, sd, ldip);
7655     else
7656         rval = NDI_FAILURE;

7658     /* sd_unprobe is blank now. Free buffer manually */
7659     if (sd->sd_inq) {
7660         kmem_free(sd->sd_inq, SUN_INQSIZE);
7661         sd->sd_inq = (struct scsi_inquiry *)NULL;
7662     }

7664     kmem_free(sd, sizeof (struct scsi_device));
7665     con_log(CL_DLEVEL1, (CE_NOTE, "mrsas_config_ld: return rval = %d",
7666         rval));
7667     return (rval);
7668 }
    unchanged_portion_omitted

7752 /*ARGSUSED*/
7753 int
7754 mrsas_service_evt(struct mrsas_instance *instance, int tgt, int lun, int event,
7755     uint64_t wwn)
7756 {
7757     struct mrsas_eventinfo *mrevent = NULL;

7759     con_log(CL_ANN1, (CE_NOTE,
7760         "mrsas_service_evt called for t%d l%d event = %d",
7761         tgt, lun, event));

7763     if ((instance->taskq == NULL) || (mrevent =
7764         kmem_malloc(sizeof (struct mrsas_eventinfo), KM_NOSLEEP)) == NULL) {
7765         return (ENOMEM);
7766     }

7768     mrevent->instance = instance;
7769     mrevent->tgt = tgt;
7770     mrevent->lun = lun;
7771     mrevent->event = event;
7772     mrevent->wwn = wwn;

7774     if ((ddi_taskq_dispatch(instance->taskq,
7775         (void (*)(void *))mrsas_issue_evt_taskq, mrevent, DDI_NOSLEEP)) !=
7776         DDI_SUCCESS) {
7777         con_log(CL_ANN1, (CE_NOTE,
7778             "mr_sas: Event task failed for t%d l%d event = %d",
7779             tgt, lun, event));
7780         kmem_free(mrevent, sizeof (struct mrsas_eventinfo));
7781         return (DDI_FAILURE);
7782     }
7783     DTRACE_PROBE3(service_evt, int, tgt, int, lun, int, event);

7784     return (DDI_SUCCESS);
7785 }

7787 static void
7788 mrsas_issue_evt_taskq(struct mrsas_eventinfo *mrevent)
7789 {
7790     struct mrsas_instance *instance = mrevent->instance;
7791     dev_info_t *dip, *pdip;
7792     int circl = 0;
7793     char *devname;

```

```

7795     con_log(CL_ANN1, (CE_NOTE, "mrsas_issue_evt_taskq: called for"
7796         " tgt %d lun %d event %d",
7797         mrevt->tgt, mrevt->lun, mrevt->event));

7799     if (mrevt->tgt < MRDRV_MAX_LD && mrevt->lun == 0) {
7800         mutex_enter(&instance->config_dev_mtx);
7801         dip = instance->mr_ld_list[mrevt->tgt].dip;
7802         mutex_exit(&instance->config_dev_mtx);
7803     }

7803 #ifdef PDSUPPORT
7804     } else {
7805     else {
7806         mutex_enter(&instance->config_dev_mtx);
7807         dip = instance->mr_tbolt_pd_list[mrevt->tgt].dip;
7808         mutex_exit(&instance->config_dev_mtx);
7809     }
7809 #endif
7809 #endif

7812     ndi_devi_enter(instance->dip, &circ1);
7813     switch (mrevt->event) {
7814     case MRSAS_EVT_CONFIG_TGT:
7815         if (dip == NULL) {

7817             if (mrevt->lun == 0) {
7818                 (void) mrsas_config_ld(instance, mrevt->tgt,
7819                     0, NULL);
7820             }
7820 #ifdef PDSUPPORT
7821             } else if (instance->tbolt) {
7822             else if (instance->tbolt) {
7823                 (void) mrsas_tbolt_config_pd(instance,
7824                     mrevt->tgt,
7825                     1, NULL);
7826             }
7826 #endif
7826 #endif

7827         con_log(CL_ANN1, (CE_NOTE,
7828             "mr_sas: EVT_CONFIG_TGT called:"
7829             " for tgt %d lun %d event %d",
7830             mrevt->tgt, mrevt->lun, mrevt->event));

7832     } else {
7833     con_log(CL_ANN1, (CE_NOTE,
7834         "mr_sas: EVT_CONFIG_TGT dip != NULL:"
7835         " for tgt %d lun %d event %d",
7836         mrevt->tgt, mrevt->lun, mrevt->event));
7837     }
7837     break;
7838 case MRSAS_EVT_UNCONFIG_TGT:
7839     if (dip) {
7840         if (i_ddi_devi_attached(dip)) {
7841             pdip = ddi_get_parent(dip);

7843             devname = kmem_zalloc(MAXNAMELEN + 1, KM_SLEEP);
7844             (void) ddi_devname(dip, devname);

7848             (void) devfs_clean(pdip, devname + 1,
7849                 DV_CLEAN_FORCE);
7850             kmem_free(devname, MAXNAMELEN + 1);
7851         }
7852         (void) ndi_devi_offline(dip, NDI_DEVI_REMOVE);
7853         con_log(CL_ANN1, (CE_NOTE,

```

```

7854         "mr_sas: EVT_UNCONFIG_TGT called:"
7855         " for tgt %d lun %d event %d",
7856         mrevt->tgt, mrevt->lun, mrevt->event));
7857     } else {
7858     con_log(CL_ANN1, (CE_NOTE,
7859         "mr_sas: EVT_UNCONFIG_TGT dip == NULL:"
7860         " for tgt %d lun %d event %d",
7861         mrevt->tgt, mrevt->lun, mrevt->event));
7862     }
7862     break;
7863 }
7864 kmem_free(mrevt, sizeof (struct mrsas_eventinfo));
7865 ndi_devi_exit(instance->dip, circ1);
7866 }
7867 }
_____unchanged_portion_omitted_____

```

new/./mr_sas.h

1

```
*****
55863 Tue Nov  6 14:29:40 2012
new/./mr_sas.h
*****
1 /*
2  * mr_sas.h: header for mr_sas
3  *
4  * Solaris MegaRAID driver for SAS2.0 controllers
5  * Copyright (c) 2008-2012, LSI Logic Corporation.
6  * All rights reserved.
7  *
8  * Version:
9  * Author:
10  *      Swaminathan K S
11  *      Arun Chandrashekhar
12  *      Manju R
13  *      Rasheed
14  *      Shakeel Bukhari
15  *
16  * Redistribution and use in source and binary forms, with or without
17  * modification, are permitted provided that the following conditions are met:
18  *
19  * 1. Redistributions of source code must retain the above copyright notice,
20  *   this list of conditions and the following disclaimer.
21  *
22  * 2. Redistributions in binary form must reproduce the above copyright notice,
23  *   this list of conditions and the following disclaimer in the documentation
24  *   and/or other materials provided with the distribution.
25  *
26  * 3. Neither the name of the author nor the names of its contributors may be
27  *   used to endorse or promote products derived from this software without
28  *   specific prior written permission.
29  *
30  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
31  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
32  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
33  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
34  * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
35  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
36  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
37  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
38  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
39  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
40  * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
41  * DAMAGE.
42  */
43
44 /*
45  * Copyright (c) 2009, 2010, Oracle and/or its affiliates. All rights reserved.
46  */
47
48 #ifndef _MR_SAS_H_
49 #define _MR_SAS_H_
50
51 #ifdef __cplusplus
52 extern "C" {
53 #endif
54
55 #include <sys/scsi/scsi.h>
56 #include "mr_sas_list.h"
57 #include "ld_pd_map.h"
58
59 /*
60  * MegaRAID SAS2.0 Driver meta data
61  */
62 #define MRSAS_VERSION "6.503.00.00ILLUMOS"
```

new/./mr_sas.h

2

```
31 #define MRSAS_VERSION "6.503.00.00JOYENT"
63 #define MRSAS_RELDATE "July 30, 2012"
64
65 #define MRSAS_TRUE 1
66 #define MRSAS_FALSE 0
67
68 #define ADAPTER_RESET_NOT_REQUIRED 0
69 #define ADAPTER_RESET_REQUIRED 1
70
71 #define PDSUPPORT 1
72
73 #define SWAP_BYTES(w) (((w)>>8)&0xFF) | (((w)&0xFF)<<8)
74 #define BIG_ENDIAN(d) (SWAP_BYTES((d)>>16) | (SWAP_BYTES(d)<<16))
75 /*
76  * MegaRAID SAS2.0 device id conversion definitions.
77  */
78 #define INST2LSIRDCTL(x) ((x)<<INST_MINOR_SHIFT)
79 #define MRSAS_GET_BOUNDARY_ALIGNED_LEN(len, new_len, boundary_len) { \
80     int rem; \
81     rem = (len / boundary_len); \
82     if ((rem * boundary_len) != len) { \
83         new_len = len + ((rem + 1) * boundary_len - len); \
84     } else { \
85         new_len = len; \
86     } \
87 }
88
89 /*
90  * MegaRAID SAS2.0 supported controllers
91  */
92 #define PCI_DEVICE_ID_LSI_2108VDE 0x0078
93 #define PCI_DEVICE_ID_LSI_2108V 0x0079
94 #define PCI_DEVICE_ID_LSI_TBOLT 0x005b
95 #define PCI_DEVICE_ID_LSI_INVADER 0x005d
96
97 /*
98  * Register Index for 2108 Controllers.
99  */
100 #define REGISTER_SET_IO_2108 (2)
101
102 #define MRSAS_MAX_SGE_CNT 0x50
103 #define MRSAS_APP_RESERVED_CMDS 32
104
105 #define MRSAS_IOCTL_DRIVER 0x12341234
106 #define MRSAS_IOCTL_FIRMWARE 0x12345678
107 #define MRSAS_IOCTL_AEN 0x87654321
108
109 #define MRSAS_1_SECOND 1000000
110
111 #ifndef PDSUPPORT
112 #define UNCONFIGURED_GOOD 0x0
113 #define PD_SYSTEM 0x40
114 #define MR_EVT_PD_STATE_CHANGE 0x0072
115 #define MR_EVT_PD_REMOVED_EXT 0x00f8
116 #define MR_EVT_PD_INSERTED_EXT 0x00f7
117 #define MR_DCMD_PD_GET_INFO 0x02020000
118 #define MRSAS_TBOLT_PD_LUN 1
119 #define MRSAS_TBOLT_PD_TGT_MAX 255
120 #define MRSAS_TBOLT_GET_PD_MAX(s) ((s)->mr_tbolt_pd_max)
121
122 #endif
123
124 /* Raid Context Flags */
```

new/./mr_sas.h

3

```
125 #define MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_SHIFT 0x4
126 #define MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_MASK 0x30
127 typedef enum MR_RAID_FLAGS_IO_SUB_TYPE {
128     MR_RAID_FLAGS_IO_SUB_TYPE_NONE = 0,
129     MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD = 1
130 } MR_RAID_FLAGS_IO_SUB_TYPE;
131 unchanged_portion_omitted
453 #endif

455 typedef struct mrsas_instance {
456     uint32_t *producer;
457     uint32_t *consumer;

459     uint32_t *reply_queue;
460     dma_obj_t mfi_internal_dma_obj;
461     uint16_t adapterresetinprogress;
462     uint16_t deadadapter;
463     /* ThunderBolt (TB) specific */
464     dma_obj_t mpi2_frame_pool_dma_obj;
465     dma_obj_t request_desc_dma_obj;
466     dma_obj_t reply_desc_dma_obj;
467     dma_obj_t ld_map_obj[2];

469     uint8_t init_id;
470     uint8_t flag_ieee;
471     uint8_t disable_online_ctrl_reset;
472     uint8_t fw_fault_count_after_ocr;

474     uint16_t max_num_sge;
475     uint16_t max_fw_cmds;
476     uint32_t max_sectors_per_req;

478     struct mrsas_cmd **cmd_list;

480     mlist_t cmd_pool_list;
481     kmutex_t cmd_pool_mtx;
482     kmutex_t sync_map_mtx;

484     mlist_t app_cmd_pool_list;
485     kmutex_t app_cmd_pool_mtx;
486     mlist_t cmd_app_pool_list;
487     kmutex_t cmd_app_pool_mtx;

490     mlist_t cmd_pend_list;
491     kmutex_t cmd_pend_mtx;

493     dma_obj_t mfi_evt_detail_obj;
494     struct mrsas_cmd *aen_cmd;

496     uint32_t aen_seq_num;
497     uint32_t aen_class_locale_word;

499     scsi_hba_tran_t *tran;

501     kcondvar_t int_cmd_cv;
502     kmutex_t int_cmd_mtx;

504     kcondvar_t aen_cmd_cv;
505     kmutex_t aen_cmd_mtx;

507     kcondvar_t abort_cmd_cv;
508     kmutex_t abort_cmd_mtx;

510     kmutex_t reg_write_mtx;
511     kmutex_t chip_mtx;
```

new/./mr_sas.h

4

```
513     dev_info_t *dip;
514     ddi_acc_handle_t pci_handle;

516     timeout_id_t timeout_id;
517     uint32_t unique_id;
518     uint16_t fw_outstanding;
519     caddr_t regmap;
520     ddi_acc_handle_t regmap_handle;
521     uint8_t isr_level;
522     ddi_iblock_cookie_t iblock_cookie;
523     ddi_iblock_cookie_t soft_iblock_cookie;
524     ddi_softintr_t soft_intr_id;
525     uint8_t softint_running;
526     uint8_t tbolt_softint_running;
527     kmutex_t completed_pool_mtx;
528     mlist_t completed_pool_list;

530     caddr_t internal_buf;
531     uint32_t internal_buf_dmac_add;
532     uint32_t internal_buf_size;

534     uint16_t vendor_id;
535     uint16_t device_id;
536     uint16_t subsysvid;
537     uint16_t subsysid;
538     int instance;
539     int baseaddress;
540     char iocnode[16];

542     int fm_capabilities;
543     /*
544      * Driver resources unroll flags. The flag is set for resources that
545      * are needed to be free'd at detach() time.
546      */
547     /*Driver resources unroll flags.
548      The flag is set for resources that are needed to be free'd at detach()
549      */

547     struct unroll {
548         uint8_t softs; /* The software state was allocated. */
549         uint8_t regs; /* Controller registers mapped. */
550         uint8_t intr; /* Interrupt handler added. */
551         uint8_t reqs; /* Request structs allocated. */
552         uint8_t mutexs; /* Mutex's allocated. */
553         uint8_t taskq; /* Task q's created. */
554         uint8_t tran; /* Tran struct allocated. */
555         uint8_t tranSetup; /* Tran attached to the ddi. */
556         uint8_t devctl; /* Device nodes for cfgadm created. */
557         uint8_t scsictl; /* Device nodes for cfgadm created. */
558         uint8_t ioctl; /* Device nodes for ioctl's created. */
559         uint8_t timer; /* Timer started. */
560         uint8_t aenPend; /* AEN cmd pending f/w. */
561         uint8_t mapUpdate_pend; /* LD MAP update cmd pending f/w. */
562         uint8_t soft_isr; /* Soft interrupt handler allocated. */
563         uint8_t ldlist_buff; /* Logical disk list allocated. */
564         uint8_t pdlist_buff; /* Physical disk list allocated. */
565         uint8_t syncCmd; /* Sync map command allocated. */
566         uint8_t verBuff; /* 2108 MFI buffer allocated. */
567         uint8_t alloc_space_mfi; /* Allocated space for 2108 MFI. */
568         uint8_t alloc_space_mpi2; /* Allocated space for 2208 MPI2. */
569         uint8_t softs; /* The software state was allocated. */
570         uint8_t regs; /* Controller registers mapped. */
571         uint8_t intr; /* Interrupt handler added. */
572         uint8_t reqs; /* Request structs allocated. */
573         uint8_t mutexs; /* Mutex's allocated. */
574         uint8_t taskq; /* Task q's created. */
575     };
576 }
```

```

523     uint8_t tran;           // Tran struct allocated
524     uint8_t tranSetup;      // Tran attached to the ddi.
525     uint8_t devctl;         // Device nodes for cfgadm created.
526     uint8_t scsictl;        // Device nodes for cfgadm created.
527     uint8_t ioctl;         // Device nodes for ioctl's created.
528     uint8_t timer;         // Timer started.
529     uint8_t aenPend;        // AEN cmd pending f/w.
530     uint8_t mapUpdate_pend; // LD MAP update cmd pending f/w.
531     uint8_t soft_isr;
532     uint8_t ldlist_buff;
533     uint8_t pdlist_buff;
534     uint8_t syncCmd;
535     uint8_t verBuff;
536     uint8_t alloc_space_mfi;
537     uint8_t alloc_space_mpi2;
569 } unroll;

572 /* function template pointer */
573 struct mrsas_function_template *func_ptr;

576 /* MSI interrupts specific */
577 ddi_intr_handle_t *intr_htable; // Interrupt handle array */
578 size_t intr_htable_size; // Int. handle array size */
579 ddi_intr_handle_t *intr_htable; //Interrupt handle array
580 size_t intr_htable_size; //Interrupt handle array size
581 int intr_type;
582 int intr_cnt;
583 uint_t intr_pri;
584 int intr_cap;

584 ddi_taskq_t *taskq;
585 struct mrsas_ld *mr_ld_list;
586 kmutex_t config_dev_mtx;
587 /* ThunderBolt (TB) specific */
588 ddi_softintr_t tbolt_soft_intr_id;

590 #ifdef PDSUPPORT
591     uint32_t mr_tbolt_pd_max;
592     struct mrsas_tbolt_pd *mr_tbolt_pd_list;
593 #endif

595     uint8_t fast_path_io;

597     uint16_t tbolt;
598     uint16_t reply_read_index;
599     uint16_t reply_size; // Single Reply struct size */
600     uint16_t raid_io_msg_size; // Single message size */
601     uint16_t reply_size; // Single Reply structure size
602     uint16_t raid_io_msg_size; // Single message size
603     uint32_t io_request_frames_phy;
604     uint8_t *io_request_frames;
605 /* Virtual address of request desc frame pool */
606 MRSAS_REQUEST_DESCRIPTOR_UNION *request_message_pool;
607 /* Physical address of request desc frame pool */
608 uint32_t request_message_pool_phy;
609 /* Virtual address of reply Frame */
610 MPI2_REPLY_DESCRIPTOR_UNION *reply_frame_pool;
611 /* Physical address of reply Frame */
612 uint32_t reply_frame_pool_phy;
613 uint8_t *reply_pool_limit; // Last reply frame address */
614 /* Physical address of Last reply frame */
615 uint32_t reply_pool_limit_phy;
616 uint32_t reply_q_depth; // Reply Queue Depth */
617 MRSAS_REQUEST_DESCRIPTOR_UNION *request_message_pool; // Virtual addr

```

```

573     uint32_t request_message_pool_phy; // Physical addr
574     MPI2_REPLY_DESCRIPTOR_UNION *reply_frame_pool; // Virtual addr
575     uint32_t reply_frame_pool_phy; // Physical addr
576     uint8_t *reply_pool_limit; // Last reply f
577     uint32_t reply_pool_limit_phy; // Physical addr
578     uint32_t reply_q_depth; // Reply Queue
615     uint8_t max_sge_in_main_msg;
616     uint8_t max_sge_in_chain;
617     uint8_t chain_offset_io_req;
618     uint8_t chain_offset_mpt_msg;
619     MR_FW_RAID_MAP_ALL *ld_map[2];
620     uint32_t ld_map_phy[2];
621     uint32_t size_map_info;
622     uint64_t map_id;
623     LD_LOAD_BALANCE_INFO load_balance_info[MAX_LOGICAL_DRIVES];
624     struct mrsas_cmd *map_update_cmd;
625     uint32_t SyncRequired;
626     kmutex_t ocr_flags_mtx;
627     dma_obj_t drv_ver_dma_obj;
628 } mrsas_t;

631 /*
632 * Function templates for various controller specific functions
633 */
634 struct mrsas_function_template {
635     uint32_t (*read_fw_status_reg)(struct mrsas_instance *);
636     void (*issue_cmd)(struct mrsas_cmd *, struct mrsas_instance *);
637     int (*issue_cmd_in_sync_mode)(struct mrsas_instance *,
638         struct mrsas_cmd *);
639     int (*issue_cmd_in_poll_mode)(struct mrsas_instance *,
640         struct mrsas_cmd *);
641     void (*enable_intr)(struct mrsas_instance *);
642     void (*disable_intr)(struct mrsas_instance *);
643     int (*intr_ack)(struct mrsas_instance *);
644     int (*init_adapter)(struct mrsas_instance *);
645     /* int (*reset_adapter)(struct mrsas_instance *); */
646     /* int (*reset_adapter)(struct mrsas_instance *); */
647 };

648 /*
649 * ### Helper routines ###
650 */

652 /*
653 * con_log() - console log routine
654 * @param level : indicates the severity of the message.
655 * @param mt : format string
656 */
657 * con_log displays the error messages on the console based on the current
658 * debug level. Also it attaches the appropriate kernel severity level with
659 * the message.
660 *
661 *
662 * console messages debug levels
663 */
664 #define CL_NONE 0 /* No debug information */
665 #define CL_ANN 1 /* print unconditionally, announcements */
666 #define CL_ANN1 2 /* No-op */
667 #define CL_ANN1 2 /* No o/p */
668 #define CL_DLEVEL1 3 /* debug level 1, informative */
669 #define CL_DLEVEL2 4 /* debug level 2, verbose */
670 #define CL_DLEVEL3 5 /* debug level 3, very verbose */

671 #ifdef __SUNPRO_C
672 #define __func__ ""

```

```

636 #define __func__      __FUNCTION__      //"
673 #endif

675 #define con_log(level, fmt) { if (debug_level_g >= level) cmn_err fmt; }

677 /*
678 * ### SCSI definitions ###
679 */
680 #define PKT2TGT(pkt)      ((pkt)->pkt_address.a_target)
681 #define PKT2LUN(pkt)      ((pkt)->pkt_address.a_lun)
682 #define PKT2TRAN(pkt)      ((pkt)->pkt_address.a_hba_tran)
683 #define ADDR2TRAN(ap)      ((ap)->a_hba_tran)

685 #define TRAN2MR(tran)      (struct mrsas_instance *) (tran)->tran_hba_private)
686 #define ADDR2MR(ap)      (TRAN2MR(ADDR2TRAN(ap)))

688 #define PKT2CMD(pkt)      ((struct scsa_cmd *) (pkt)->pkt_ha_private)
689 #define CMD2PKT(sp)      ((sp)->cmd_pkt)
690 #define PKT2REQ(pkt)      (&(PKT2CMD(pkt)->request))

692 #define CMD2ADDR(cmd)      (&CMD2PKT(cmd)->pkt_address)
693 #define CMD2TRAN(cmd)      (CMD2PKT(cmd)->pkt_address.a_hba_tran)
694 #define CMD2MR(cmd)      (TRAN2MR(CMD2TRAN(cmd)))

696 #define CFLAG_DMAVALID      0x0001 /* requires a dma operation */
697 #define CFLAG_DMASEND      0x0002 /* Transfer from the device */
698 #define CFLAG_CONSISTENT      0x0040 /* consistent data transfer */

700 /*
701 * ### Data structures for ioctl interface and internal commands ###
702 */

704 /*
705 * Data direction flags
706 */
707 #define UIOC_RD      0x00001
708 #define UIOC_WR      0x00002

710 #define SCP2HOST(scp)      (scp)->device->host /* to host */
711 #define SCP2HOSTDATA(scp)      SCP2HOST(scp)->hostdata /* to soft state */
712 #define SCP2CHANNEL(scp)      (scp)->device->channel /* to channel */
713 #define SCP2TARGET(scp)      (scp)->device->id /* to target */
714 #define SCP2LUN(scp)      (scp)->device->lun /* to LUN */

716 #define SCSIHOST2ADAP(host)      (((caddr_t *) (host->hostdata))[0])
717 #define SCP2ADAPTER(scp)      \
718      (struct mrsas_instance *) SCSIHOST2ADAP(SCP2HOST(scp))

720 #define MRDRV_IS_LOGICAL_SCSA(instance, acmd)      \
721      (acmd->device_id < MRDRV_MAX_LD) ? 1 : 0
722 #define MRDRV_IS_LOGICAL(ap)      \
723      ((ap->a_target < MRDRV_MAX_LD) && (ap->a_lun == 0)) ? 1 : 0
724 #define MAP_DEVICE_ID(instance, ap)      \
725      (ap->a_target)

727 #define HIGH_LEVEL_INTR      1
728 #define NORMAL_LEVEL_INTR      0

730 #define IO_TIMEOUT_VAL      0
731 #define IO_RETRY_COUNT      3
732 #define MAX_FW_RESET_COUNT      3
733 /*
734 * scsa_cmd - Per-command mr private data
735 * @param cmd_dmahandle      : dma handle
736 * @param cmd_dmacookies      : current dma cookies
737 * @param cmd_pkt      : scsi_pkt reference

```

```

738 * @param cmd_dmacount      : dma count
739 * @param cmd_cookie      : next cookie
740 * @param cmd_ncookies      : cookies per window
741 * @param cmd_cookiecnt      : cookies per sub-win
742 * @param cmd_nwin      : number of dma windows
743 * @param cmd_curwin      : current dma window
744 * @param cmd_dma_offset      : current window offset
745 * @param cmd_dma_len      : current window length
746 * @param cmd_flags      : private flags
747 * @param cmd_cdblen      : length of cdb
748 * @param cmd_scblen      : length of scb
749 * @param cmd_buf      : command buffer
750 * @param channel      : channel for scsi sub-system
751 * @param target      : target for scsi sub-system
752 * @param lun      : LUN for scsi sub-system
753 *
754 * - Allocated at same time as scsi_pkt by scsi_hba_pkt_alloc(9E)
755 * - Pointed to by pkt_ha_private field in scsi_pkt
756 */
757 struct scsa_cmd {
758     ddi_dma_handle_t      cmd_dmahandle;
759     ddi_dma_cookie_t      cmd_dmacookies[MRSAS_MAX_SGE_CNT];
760     struct scsi_pkt      *cmd_pkt;
761     ulong_t      cmd_dmacount;
762     uint_t      cmd_cookie;
763     uint_t      cmd_ncookies;
764     uint_t      cmd_cookiecnt;
765     uint_t      cmd_nwin;
766     uint_t      cmd_curwin;
767     off_t      cmd_dma_offset;
768     ulong_t      cmd_dma_len;
769     ulong_t      cmd_flags;
770     uint_t      cmd_cdblen;
771     uint_t      cmd_scblen;
772     struct buf      *cmd_buf;
773     ushort_t      device_id;
774     uchar_t      islogical;
775     uchar_t      lun;
776     struct mrsas_device      *mrsas_dev;
777 };
778
779 _____unchanged_portion_omitted_____
780
781 #pragma pack()

782 #ifndef DDI_VENDOR_LSI
783 #define DDI_VENDOR_LSI      "LSI"
784 #endif /* DDI_VENDOR_LSI */

785
786 static int      mrsas_getinfo(dev_info_t *, ddi_info_cmd_t, void *, void **);
787 static int      mrsas_attach(dev_info_t *, ddi_attach_cmd_t);
788 static int      mrsas_reset(dev_info_t *, ddi_reset_cmd_t);
789 int      mrsas_quiesce(dev_info_t *);
790 static int      mrsas_detach(dev_info_t *, ddi_detach_cmd_t);
791 static int      mrsas_open(dev_t *, int, int, cred_t *);
792 static int      mrsas_close(dev_t, int, int, cred_t *);
793 static int      mrsas_ioctl(dev_t, int, intptr_t, int, cred_t *, int *);

794
795 static int      mrsas_tran_tgt_init(dev_info_t *, dev_info_t *,
796                                     scsi_hba_tran_t *, struct scsi_device *);
797 static struct scsi_pkt *mrsas_tran_init_pkt(struct scsi_address *, register
798                                             struct scsi_pkt *, struct buf *, int, int, int, int,
799                                             int (*), caddr_t);
800 static int      mrsas_tran_start(struct scsi_address *,
801                                  register struct scsi_pkt *);
802 static int      mrsas_tran_abort(struct scsi_address *, struct scsi_pkt *);
803 static int      mrsas_tran_reset(struct scsi_address *, int);

```

```

1938 static int      mrsas_tran_bus_reset(dev_info_t *, int);
1939 static int      mrsas_tran_getcap(struct scsi_address *, char *, int);
1940 static int      mrsas_tran_setcap(struct scsi_address *, char *, int, int);
1941 static void      mrsas_tran_destroy_pkt(struct scsi_address *,
1942      struct scsi_pkt *);
1943 static void      mrsas_tran_dmafree(struct scsi_address *, struct scsi_pkt *);
1944 static void      mrsas_tran_sync_pkt(struct scsi_address *, struct scsi_pkt *);
1945 static int      mrsas_tran_quiesce(dev_info_t *dip);
1946 static int      mrsas_tran_unquiesce(dev_info_t *dip);
1947 static uint_t    mrsas_isr();
1948 static uint_t    mrsas_softintr();

1950 static struct mrsas_cmd *get_mfi_pkt(struct mrsas_instance *);
1951 static void      return_mfi_pkt(struct mrsas_instance *,
1952      struct mrsas_cmd *);

1954 static void      free_space_for_mfi(struct mrsas_instance *);
1955 static int      mrsas_tbolt_alloc_additional_dma_buffer
1956 (struct mrsas_instance *);
1957 int      mrsas_tbolt_sync_map_info(struct mrsas_instance *instance);
1958 static int      alloc_additional_dma_buffer(struct mrsas_instance *);
1959 static uint32_t read_fw_status_reg_ppc(struct mrsas_instance *);
1960 static void      issue_cmd_ppc(struct mrsas_cmd *, struct mrsas_instance *);
1961 static int      issue_cmd_in_poll_mode_ppc(struct mrsas_instance *,
1962      struct mrsas_cmd *);
1963 static int      issue_cmd_in_sync_mode_ppc(struct mrsas_instance *,
1964      struct mrsas_cmd *);
1965 static void      enable_intr_ppc(struct mrsas_instance *);
1966 static void      disable_intr_ppc(struct mrsas_instance *);
1967 static int      intr_ack_ppc(struct mrsas_instance *);
1968 int      mfi_state_transition_to_ready(struct mrsas_instance *);
1969 static void      flush_cache(struct mrsas_instance *instance);
1970 void      display_scsi_inquiry(caddr_t);
1971 static int      start_mfi_aen(struct mrsas_instance *instance);
1972 static int      handle_drv_ioctl(struct mrsas_instance *instance,
1973      struct mrsas_ioctl *ioctl, int mode);
1974 static int      handle_mfi_ioctl(struct mrsas_instance *instance,
1975      struct mrsas_ioctl *ioctl, int mode);
1976 static int      handle_mfi_aen(struct mrsas_instance *instance,
1977      struct mrsas_aen *aen);
1978 void      fill_up_drv_ver(struct mrsas_drv_ver *dv);
1979 static struct mrsas_cmd *build_cmd(struct mrsas_instance *instance,
1980      struct scsi_address *ap, struct scsi_pkt *pkt,
1981      uchar_t *cmd_done);
1982 static struct mrsas_cmd *mrsas_tbolt_build_cmd(struct mrsas_instance *instance,
1983      struct scsi_address *ap, struct scsi_pkt *pkt,
1984      uchar_t *cmd_done);
1985 static int      wait_for_outstanding(struct mrsas_instance *instance);
1986 static int      register_mfi_aen(struct mrsas_instance *instance,
1987      uint32_t seq_num, uint32_t class_locale_word);
1988 static int      issue_mfi_pthru(struct mrsas_instance *instance, struct
1989      mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
1990 static int      issue_mfi_dcmd(struct mrsas_instance *instance, struct
1991      mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
1992 static int      issue_mfi_smp(struct mrsas_instance *instance, struct
1993      mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
1994 static int      issue_mfi_stp(struct mrsas_instance *instance, struct
1995      mrsas_ioctl *ioctl, struct mrsas_cmd *cmd, int mode);
1996 static int      abort_aen_cmd(struct mrsas_instance *instance,
1997      struct mrsas_cmd *cmd_to_abort);

2000 static void      mrsas_rem_intrs(struct mrsas_instance *instance);
2001 static int      mrsas_add_intrs(struct mrsas_instance *instance, int intr_type);

2003 static void      mrsas_tran_tgt_free(dev_info_t *, dev_info_t *,

```

```

2004      struct scsi_hba_tran_t *, struct scsi_device *);
2005 static int      mrsas_tran_bus_config(dev_info_t *, uint_t,
2006      ddi_bus_config_op_t, void *, dev_info_t **);
2007 static int      mrsas_parse_devname(char *, int *, int *);
2008 static int      mrsas_config_all_devices(struct mrsas_instance *);
1956 int mrsas_config_scsi_device(struct mrsas_instance *,
1957      struct scsi_device *, dev_info_t **);
2011 static int      mrsas_config_ld(struct mrsas_instance *, uint16_t,
2012      uint8_t, dev_info_t **);

1959 #ifdef PDSUPPORT
1960 int mrsas_tbolt_config_pd(struct mrsas_instance *, uint16_t,
1961      uint8_t, dev_info_t **);
2017 static void      mrsas_tbolt_get_pd_info(struct mrsas_instance *,
2018      struct mrsas_tbolt_pd_info *, int);
1962 #endif

1964 dev_info_t *mrsas_find_child(struct mrsas_instance *, uint16_t, uint8_t);
1965 int mrsas_service_evt(struct mrsas_instance *, int, int, int, uint64_t);
2021 dev_info_t *mrsas_find_child(struct mrsas_instance *, uint16_t,
2022      uint8_t);
2023 static int      mrsas_name_node(dev_info_t *, char *, int);
2024 static void      mrsas_issue_evt_taskq(struct mrsas_eventinfo *);
2025 int      mrsas_service_evt(struct mrsas_instance *, int, int, int,
2026      uint64_t);
2027 static void      free_additional_dma_buffer(struct mrsas_instance *);

2029 struct mrsas_cmd *get RAID_msg_pkt(struct mrsas_instance *);
1966 void return RAID_msg_pkt(struct mrsas_instance *, struct mrsas_cmd *);
1967 struct mrsas_cmd *get RAID_msg_mfi_pkt(struct mrsas_instance *);
1968 void return RAID_msg_mfi_pkt(struct mrsas_instance *, struct mrsas_cmd *);

1970 int      alloc_space_for_mpi2(struct mrsas_instance *);
1971 void      fill_up_drv_ver(struct mrsas_drv_ver *dv);
2035 int      alloc_additional_dma_buffer(struct mrsas_instance *);

1973 int      mrsas_issue_init_mpi2(struct mrsas_instance *);
1974 struct scsi_pkt *mrsas_tbolt_tran_init_pkt(struct scsi_address *, register
1975      struct scsi_pkt *, struct buf *, int, int, int, int,
1976      int (*)(), caddr_t);
1977 int      mrsas_tbolt_tran_start(struct scsi_address *,
1978      register struct scsi_pkt *);
1979 uint32_t tbolt_read_fw_status_reg(struct mrsas_instance *);
1980 void      tbolt_issue_cmd(struct mrsas_cmd *, struct mrsas_instance *);
1981 int      tbolt_issue_cmd_in_poll_mode(struct mrsas_instance *,
1982      struct mrsas_cmd *);
1983 int      tbolt_issue_cmd_in_sync_mode(struct mrsas_instance *,
1984      struct mrsas_cmd *);
1985 void      tbolt_enable_intr(struct mrsas_instance *);
1986 void      tbolt_disable_intr(struct mrsas_instance *);
1987 int      tbolt_intr_ack(struct mrsas_instance *);
1988 uint_t    mr_sas_tbolt_process_outstanding_cmd(struct mrsas_instance *);
1989 uint_t    tbolt_softintr();
1990 int      mrsas_tbolt_dma(struct mrsas_instance *, uint32_t, int, int (*)());
1991 int      mrsas_check_dma_handle(ddi_dma_handle_t handle);
1992 int      mrsas_check_acc_handle(ddi_acc_handle_t handle);
1993 int      mrsas_dma_alloc(struct mrsas_instance *, struct scsi_pkt *,
1994      struct buf *, int, int (*)());
1995 int      mrsas_dma_move(struct mrsas_instance *,
1996      struct scsi_pkt *, struct buf *);
1997 int      mrsas_alloc_dma_obj(struct mrsas_instance *, dma_obj_t *,
1998      uchar_t);
2063 int      mrsas_tbolt_ioc_init(struct mrsas_instance *, dma_obj_t *,
2064      ddi_acc_handle_t);
2065 int      mrsas_tbolt_prepare_pkt(struct scsa_cmd *);
1999 void      mr_sas_tbolt_build_mfi_cmd(struct mrsas_instance *, struct mrsas_cmd *);

```

new/./mr_sas.h

11

```
2000 int mrsas_dma_alloc_dmd(struct mrsas_instance *, dma_obj_t *);
2068 int mr_sas_tbolt_build_sgl(struct mrsas_instance *,
2069     struct scsa_cmd *,
2070     struct mrsas_cmd *,
2071     Mpi2RaidSCSIIORequest_t *,
2072     uint32_t *);
2001 void tbolt_complete_cmd_in_sync_mode(struct mrsas_instance *,
2002     struct mrsas_cmd *);
2003 int alloc_req_rep_desc(struct mrsas_instance *);
2076 static void complete_cmd_in_sync_mode(struct mrsas_instance *,
2077     struct mrsas_cmd *);
2078 static void io_timeout_checker(void *instance);
2079 static int mrsas_kill_adapter(struct mrsas_instance *);
2004 int mrsas_mode_sense_build(struct scsi_pkt *);
2005 void push_pending_mfi_pkt(struct mrsas_instance *,
2006     struct mrsas_cmd *);
2083 static int mrsas_issue_init_mfi(struct mrsas_instance *);
2007 int mrsas_issue_pending_cmds(struct mrsas_instance *);
2008 int mrsas_print_pending_cmds(struct mrsas_instance *);
2009 int mrsas_complete_pending_cmds(struct mrsas_instance *);
2087 static int mrsas_reset_ppc(struct mrsas_instance *);
2088 static uint32_t mrsas_initiate_ocr_if_fw_is_faulty(struct mrsas_instance *);

2090 MRSAS_REQUEST_DESCRIPTOR_UNION *\
2091     mr_sas_get_request_descriptor(struct mrsas_instance *,
2092     uint16_t, struct mrsas_cmd *);

2011 int create_mfi_frame_pool(struct mrsas_instance *);
2012 void destroy_mfi_frame_pool(struct mrsas_instance *);
2013 int create_mfi_mpi_frame_pool(struct mrsas_instance *);
2014 void destroy_mfi_mpi_frame_pool(struct mrsas_instance *);
2015 int create_mpi2_frame_pool(struct mrsas_instance *);
2016 void destroy_mpi2_frame_pool(struct mrsas_instance *);
2017 int mrsas_free_dma_obj(struct mrsas_instance *, dma_obj_t);
2018 void mrsas_tbolt_free_additional_dma_buffer(struct mrsas_instance *);
2019 void free_req_desc_pool(struct mrsas_instance *);
2020 void free_space_for_mpi2(struct mrsas_instance *);
2021 void mrsas_dump_reply_desc(struct mrsas_instance *);
2022 void tbolt_complete_cmd(struct mrsas_instance *, struct mrsas_cmd *);
2106 void io_timeout_checker(void *);
2023 void display_scsi_inquiry(caddr_t);
2024 void service_mfi_aen(struct mrsas_instance *, struct mrsas_cmd *);
2025 int mrsas_mode_sense_build(struct scsi_pkt *);
2026 int mrsas_tbolt_get_ld_map_info(struct mrsas_instance *);
2111 void mrsas_tbolt_set_pd_lba(U8 cdb[], uint8_t *cdb_len, U64 start_blk, U32 nu
2112 U8 mrsas_tbolt_check_map_info(struct mrsas_instance *);
2027 struct mrsas_cmd *mrsas_tbolt_build_poll_cmd(struct mrsas_instance *,
2028     struct scsi_address *, struct scsi_pkt *, uchar_t *);
2029 int mrsas_tbolt_reset_ppc(struct mrsas_instance *instance);
2030 void mrsas_tbolt_kill_adapter(struct mrsas_instance *instance);
2116 int mrsas_tbolt_kill_adapter(struct mrsas_instance *instance);
2031 int abort_syncmap_cmd(struct mrsas_instance *, struct mrsas_cmd *);
2032 void mrsas_tbolt_prepare_cdb(struct mrsas_instance *instance, U8 cdb[],
2033     struct IO_REQUEST_INFO *, Mpi2RaidSCSIIORequest_t *, U32);
2118 void mrsas_tbolt_prepare_cdb(struct mrsas_instance *instance, U8 cdb[], struct
2119     Mpi2RaidSCSIIORequest_t *, U32);

2036 int mrsas_init_adapter_ppc(struct mrsas_instance *instance);
2037 int mrsas_init_adapter_tbolt(struct mrsas_instance *instance);
2038 int mrsas_init_adapter(struct mrsas_instance *instance);
2122 static int
2123 mrsas_undo_resources (dev_info_t *dip, struct mrsas_instance *instance);

2125 int mrsas_init_adapter_ppc (struct mrsas_instance *instance);
2126 int mrsas_init_adapter_tbolt (struct mrsas_instance *instance);
```

new/./mr_sas.h

12

```
2127 int mrsas_init_adapter (struct mrsas_instance *instance);

2040 int mrsas_alloc_cmd_pool(struct mrsas_instance *instance);
2041 void mrsas_free_cmd_pool(struct mrsas_instance *instance);

2043 void mrsas_print_cmd_details(struct mrsas_instance *, struct mrsas_cmd *, int);
2044 struct mrsas_cmd *get_raid_msg_pkt(struct mrsas_instance *);
2132 void mrsas_print_cmd_details(struct mrsas_instance *, struct mrsas_cmd *, int );

2046 int mfi_state_transition_to_ready(struct mrsas_instance *);

2049 /* FMA functions. */
2050 int mrsas_common_check(struct mrsas_instance *, struct mrsas_cmd *);
2051 void mrsas_fm_ereport(struct mrsas_instance *, char *);

2054 #ifdef __cplusplus
2055 }
_____unchanged_portion_omitted_____
```

new/./mr_sas_list.h

1

```
*****
3875 Tue Nov  6 14:29:40 2012
new/./mr_sas_list.h
*****
1 /*
2  * mr_sas_list.h: header for mr_sas
3  *
4  * Solaris MegaRAID driver for SAS2.0 controllers
5  * Copyright (c) 2008-2012, LSI Logic Corporation.
6  * Copyright (c) 2008-2012, LSI Logic Corporation.
7  * All rights reserved.
8  *
9  * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions are met:
11 *
12 * 1. Redistributions of source code must retain the above copyright notice,
13 *   this list of conditions and the following disclaimer.
14 *
15 * 2. Redistributions in binary form must reproduce the above copyright notice,
16 *   this list of conditions and the following disclaimer in the documentation
17 *   and/or other materials provided with the distribution.
18 *
19 * 3. Neither the name of the author nor the names of its contributors may be
20 *   used to endorse or promote products derived from this software without
21 *   specific prior written permission.
22 *
23 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
24 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
25 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
26 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
27 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
28 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
29 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
30 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
31 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
33 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
34 * DAMAGE.
35 */
36 #ifndef _MR_SAS_LIST_H_
37 #define _MR_SAS_LIST_H_
38
39 #ifdef __cplusplus
40 extern "C" {
41 #endif
42
43 /*
44  * Simple doubly linked list implementation.
45  *
46  * Some of the internal functions ("__xxx") are useful when
47  * manipulating whole lists rather than single entries, as
48  * sometimes we already know the next/prev entries and we can
49  * generate better code by using them directly rather than
50  * using the generic single-entry routines.
51  */
52
53 struct mlist_head {
54     struct mlist_head *next, *prev;
55 };
56
57 unchanged_portion_omitted
58
59 void mlist_add(struct mlist_head *, struct mlist_head *);
60 void mlist_add_tail(struct mlist_head *, struct mlist_head *);
61
62 /*
```

new/./mr_sas_list.h

2

```
43  * Insert a new entry between two known consecutive entries.
44  *
45  * This is only for internal list manipulation where we know
46  * the prev/next entries already!
47  */
48 static void __list_add(struct mlist_head *new,
49                       struct mlist_head *prev,
50                       struct mlist_head *next)
51 {
52     next->prev = new;
53     new->next = next;
54     new->prev = prev;
55     prev->next = new;
56 }
57
58 /*
59  * mlist_add - add a new entry
60  * @new: new entry to be added
61  * @head: list head to add it after
62  *
63  * Insert a new entry after the specified head.
64  * This is good for implementing stacks.
65  */
66 static void mlist_add(struct mlist_head *new, struct mlist_head *head)
67 {
68     __list_add(new, head, head->next);
69 }
70
71
72 /*
73  * mlist_add_tail - add a new entry
74  * @new: new entry to be added
75  * @head: list head to add it before
76  *
77  * Insert a new entry before the specified head.
78  * This is useful for implementing queues.
79  */
80 static void mlist_add_tail(struct mlist_head *new, struct mlist_head *head)
81 {
82     __list_add(new, head->prev, head);
83 }
84
85
86 /*
87  * Delete a list entry by making the prev/next entries
88  * point to each other.
89  *
90  * This is only for internal list manipulation where we know
91  * the prev/next entries already!
92  */
93 static void __list_del(struct mlist_head *prev,
94                       struct mlist_head *next)
95 {
96     next->prev = prev;
97     prev->next = next;
98 }
99
100
101 #if 0
102 void mlist_del(struct mlist_head *);
103
104 /*
105  * mlist_del - deletes entry from list.
106  * @entry: the element to delete from the list.
107  * Note: list_empty on entry does not return true after this, the entry
```

```

108  * is in an undefined state.
109  */

111 static void mlist_del(struct mlist_head *entry)
112 {
113     __list_del(entry->prev, entry->next);
114     entry->next = entry->prev = 0;
115 }
116 #endif
117
118 void mlist_del_init(struct mlist_head *);
119 int mlist_empty(struct mlist_head *);
120 void mlist_splice(struct mlist_head *, struct mlist_head *);
121
122 /*
123 * mlist_del_init - deletes entry from list and reinitialize it.
124 * @entry: the element to delete from the list.
125 */
126 static void mlist_del_init(struct mlist_head *entry)
127 {
128     __list_del(entry->prev, entry->next);
129     INIT_LIST_HEAD(entry);
130 }
131
132 /*
133 * mlist_empty - tests whether a list is empty
134 * @head: the list to test.
135 */
136 static int mlist_empty(struct mlist_head *head)
137 {
138     return (head->next == head);
139 }
140
141 /*
142 * mlist_splice - join two lists
143 * @list: the new list to add.
144 * @head: the place to add it in the first list.
145 */
146 static void mlist_splice(struct mlist_head *list, struct mlist_head *head)
147 {
148     struct mlist_head *first = list->next;
149
150     if (first != list) {
151         struct mlist_head *last = list->prev;
152         struct mlist_head *at = head->next;
153
154         first->prev = head;
155         head->next = first;
156
157         last->next = at;
158         at->prev = last;
159     }
160 }
161
162 /* TODO: set this */
163 #if 0
164 #pragma inline(list_add, list_add_tail, __list_del, list_del,
165               list_del_init, list_empty, list_splice)
166 #endif
167
168 /*
169 * mlist_entry - get the struct for this entry

```

```

87  * @ptr: the &struct mlist_head pointer.
88  * @type: the type of the struct this is embedded in.
89  * @member: the name of the list_struct within the struct.
90  */
91 #define mlist_entry(ptr, type, member) \
92     ((type *)((size_t)(ptr) - offsetof(type, member)))
93
94 /*
95 * mlist_for_each - iterate over a list
96 * @pos: the &struct mlist_head to use as a loop counter.
97 * @head: the head for your list.
98 */
99 #define mlist_for_each(pos, head) \
100     for (pos = (head)->next, prefetch(pos->next); pos != (head); \
101          pos = pos->next, prefetch(pos->next))
102
103 /*
104 * mlist_for_each_safe - iterate over a list safe against removal of list entry
105 * @pos: the &struct mlist_head to use as a loop counter.
106 * @n: another &struct mlist_head to use as temporary storage
107 * @head: the head for your list.
108 */
109 #define mlist_for_each_safe(pos, n, head) \
110     for (pos = (head)->next, n = pos->next; pos != (head); \
111          pos = n, n = pos->next)
112
113 #ifdef __cplusplus
114 }
115 unchanged_portion_omitted

```

new/./mr_sas_list.c

1

```
*****
2874 Tue Nov  6 14:29:40 2012
new/./mr_sas_list.c
*****

1 /*
2  * mr_sas_list.h: header for mr_sas
3  *
4  * Solaris MegaRAID driver for SAS2.0 controllers
5  * Copyright (c) 2008-2012, LSI Logic Corporation.
6  * All rights reserved.
7  */

9 /* Copyright 2012 Nexenta Systems, Inc. All rights reserved. */

11 /*
12  * Extract C functions from LSI-provided mr_sas_list.h such that we can both
13  * be lint-clean and provide a slightly better source organizational model
14  * beyond preprocessor abuse.
15  */

17 #include "mr_sas_list.h"

19 /*
20  * Insert a new entry between two known consecutive entries.
21  *
22  * This is only for internal list manipulation where we know
23  * the prev/next entries already!
24  */
25 static inline void
26 __list_add(struct mlist_head *new, struct mlist_head *prev,
27            struct mlist_head *next)
28 {
29     next->prev = new;
30     new->next = next;
31     new->prev = prev;
32     prev->next = new;
33 }

35 /*
36  * mlist_add - add a new entry
37  * @new: new entry to be added
38  * @head: list head to add it after
39  *
40  * Insert a new entry after the specified head.
41  * This is good for implementing stacks.
42  */
43 void
44 mlist_add(struct mlist_head *new, struct mlist_head *head)
45 {
46     __list_add(new, head, head->next);
47 }

49 /*
50  * mlist_add_tail - add a new entry
51  * @new: new entry to be added
52  * @head: list head to add it before
53  *
54  * Insert a new entry before the specified head.
55  * This is useful for implementing queues.
56  */
57 void
58 mlist_add_tail(struct mlist_head *new, struct mlist_head *head)
59 {
60     __list_add(new, head->prev, head);
61 }
```

new/./mr_sas_list.c

2

```
63 /*
64  * Delete a list entry by making the prev/next entries
65  * point to each other.
66  *
67  * This is only for internal list manipulation where we know
68  * the prev/next entries already!
69  */
70 static inline void
71 __list_del(struct mlist_head *prev, struct mlist_head *next)
72 {
73     next->prev = prev;
74     prev->next = next;
75 }

77 #if 0
78 /*
79  * mlist_del - deletes entry from list.
80  * @entry: the element to delete from the list.
81  * Note: list_empty on entry does not return true after this, the entry
82  * is in an undefined state.
83  */

85 void
86 mlist_del(struct mlist_head *entry)
87 {
88     __list_del(entry->prev, entry->next);
89     entry->next = entry->prev = 0;
90 }
91 #endif

93 /*
94  * mlist_del_init - deletes entry from list and reinitialize it.
95  * @entry: the element to delete from the list.
96  */
97 void
98 mlist_del_init(struct mlist_head *entry)
99 {
100     __list_del(entry->prev, entry->next);
101     INIT_LIST_HEAD(entry);
102 }

104 /*
105  * mlist_empty - tests whether a list is empty
106  * @head: the list to test.
107  */
108 int
109 mlist_empty(struct mlist_head *head)
110 {
111     return (head->next == head);
112 }

114 /*
115  * mlist_splice - join two lists
116  * @list: the new list to add.
117  * @head: the place to add it in the first list.
118  */
119 void
120 mlist_splice(struct mlist_head *list, struct mlist_head *head)
121 {
122     struct mlist_head *first = list->next;

124     if (first != list) {
125         struct mlist_head *last = list->prev;
126         struct mlist_head *at = head->next;

128         first->prev = head;
```

```
129         head->next = first;
131         last->next = at;
132         at->prev = last;
133     }
134 }
```

new./mr_sas_tbolt.c

1

```
*****
106990 Tue Nov  6 14:29:40 2012
new./mr_sas_tbolt.c
*****
1 /*
2  * mr_sas_tbolt.c: source for mr_sas driver for New Generation.
3  * i.e. Thunderbolt and Invader
4  *
5  * Solaris MegaRAID device driver for SAS2.0 controllers
6  * Copyright (c) 2008-2012, LSI Logic Corporation.
7  * All rights reserved.
8  *
9  * Version:
10 * Author:
11 *           Swaminathan K S
12 *           Arun Chandrashekhar
13 *           Manju R
14 *           Rasheed
15 *           Shakeel Bukhari
16 */

19 #include <stddef.h>
19 #include <sys/types.h>
20 #include <sys/file.h>
21 #include <sys/atomic.h>
22 #include <sys/scsi/scsi.h>
23 #include <sys/byteorder.h>
24 #include "ld_pd_map.h"
25 #include "mr_sas.h"
26 #include "fusion.h"

28 /*
29  * FMA header files
30 */
31 #include <sys/ddifm.h>
32 #include <sys/fm/protocol.h>
33 #include <sys/fm/util.h>
34 #include <sys/fm/io/ddi.h>

37 /* Pre-TB command size and TB command size. */
38 #define MR_COMMAND_SIZE (64*20) /* 1280 bytes */
39 // Pre-TB command size and TB command size.
40 #define MR_COMMAND_SIZE (64*20) // 1280 bytes
41 MR_LD_RAID *MR_LdRaidGet(U32 ld, MR_FW_RAID_MAP_ALL *map);
42 U16 MR_TargetIdToLdGet(U32 ldTgtId, MR_FW_RAID_MAP_ALL *map);
43 U16 MR_GetLdToTgtId(U32 ld, MR_FW_RAID_MAP_ALL *map);
44 U16 get_updated_dev_handle(PLD_LOAD_BALANCE_INFO, struct IO_REQUEST_INFO *);
45 U16 get_updated_dev_handle(PLD_LOAD_BALANCE_INFO lbInfo, struct IO_REQUEST_INFO
46 extern ddi_dma_attr_t mrsas_generic_dma_attr;
47 extern uint32_t mrsas_tbolt_max_cap_maxxfer;
48 extern struct ddi_device_acc_attr endian_attr;
49 extern int debug_level_g;
50 extern unsigned int enable_fp;
51 extern volatile int dump_io_wait_time = 90;
52 extern void io_timeout_checker(void *arg);
53 extern int mfi_state_transition_to_ready(struct mrsas_instance *instance);
54 extern volatile int debug_timeout_g;
55 extern int mrsas_issue_pending_cmds(struct mrsas_instance *);
56 extern int mrsas_complete_pending_cmds(struct mrsas_instance *instance);
57 extern void push_pending_mfi_pkt(struct mrsas_instance *,
58 struct mrsas_cmd *);
59 extern U8 MR_BuildRaidContext(struct mrsas_instance *, struct IO_REQUEST_INFO *,
```

new./mr_sas_tbolt.c

2

```
MPI2_SCSI_IO_VENDOR_UNIQUE *, MR_FW_RAID_MAP_ALL *);

59 /* Local static prototypes. */
60 static struct mrsas_cmd *mrsas_tbolt_build_cmd(struct mrsas_instance *,
61 struct scsi_address *, struct scsi_pkt *, uchar_t *);
62 static void mrsas_tbolt_set_pd_lba(U8 cdb[], uint8_t *cdb_len_ptr,
63 U64 start_blk, U32 num_blocks);
64 static int mrsas_tbolt_check_map_info(struct mrsas_instance *);
65 static int mrsas_tbolt_sync_map_info(struct mrsas_instance *);
66 static int mrsas_tbolt_prepare_pkt(struct scsa_cmd *);
67 static int mrsas_tbolt_ioc_init(struct mrsas_instance *, dma_obj_t *);
68 #ifdef PDSUPPORT
69 static void mrsas_tbolt_get_pd_info(struct mrsas_instance *,
70 struct mrsas_tbolt_pd_info *, int);
71 #endif /* PDSUPPORT */
72 static volatile int debug_tbolt_fw_faults_after_ocr_g = 0;

73 static int debug_tbolt_fw_faults_after_ocr_g = 0;

75 /*
76  * destroy_mfi_mpi_frame_pool
77 */
78 void
79 destroy_mfi_mpi_frame_pool(struct mrsas_instance *instance)
80 {
81     int i;

83     struct mrsas_cmd *cmd;

85     /* return all mfi frames to pool */
86     for (i = 0; i < MRSAS_APP_RESERVED_CMDS; i++) {
87         cmd = instance->cmd_list[i];
88         if (cmd->frame_dma_obj_status == DMA_OBJ_ALLOCATED) {
89             if (cmd->frame_dma_obj_status == DMA_OBJ_ALLOCATED)
90                 (void) mrsas_free_dma_obj(instance,
91 cmd->frame_dma_obj);
92         }
93         cmd->frame_dma_obj_status = DMA_OBJ_FREED;
94     }

unchanged_portion_omitted

111 /*
112  * mrsas_tbolt_free_additional_dma_buffer
113 */
114 void
115 mrsas_tbolt_free_additional_dma_buffer(struct mrsas_instance *instance)
116 {
117     int i;

119     if (instance->mfi_internal_dma_obj.status == DMA_OBJ_ALLOCATED) {
120         (void) mrsas_free_dma_obj(instance,
121 instance->mfi_internal_dma_obj);
122         instance->mfi_internal_dma_obj.status = DMA_OBJ_FREED;
123     }
124     if (instance->mfi_evt_detail_obj.status == DMA_OBJ_ALLOCATED) {
125         (void) mrsas_free_dma_obj(instance,
126 instance->mfi_evt_detail_obj);
127         instance->mfi_evt_detail_obj.status = DMA_OBJ_FREED;
128     }

130     for (i = 0; i < 2; i++) {
131         if (instance->ld_map_obj[i].status == DMA_OBJ_ALLOCATED) {
132             (void) mrsas_free_dma_obj(instance,
133 instance->ld_map_obj[i]);
134         }
135     }
136 }
```

new/./mr_sas_tbolt.c

3

```
134         instance->ld_map_obj[i].status = DMA_OBJ_FREED;
135     }
136 }
137 }
_____unchanged_portion_omitted_____

162 /*
163  * ThunderBolt(TB) Request Message Frame Pool
164  */
165 int
166 create_mpi2_frame_pool(struct mrsas_instance *instance)
167 {
168     int            i = 0;
169     int            cookie_cnt;
170     uint16_t       max_cmd;
171     uint32_t       sgl_sz;
172     uint32_t       raid_msg_size;
173     uint32_t       total_size;
174     uint32_t       offset;
175     uint32_t       io_req_base_phys;
176     uint8_t        *io_req_base;
177     struct mrsas_cmd *cmd;
178
179     max_cmd = instance->max_fw_cmds;
180
181     sgl_sz      = 1024;
182     raid_msg_size = MRSAS_THUNDERBOLT_MSG_SIZE;
183
184     /* Allocating additional 256 bytes to accomodate SMID 0. */
185     // Allocating additional 256 bytes to accomodate SMID 0.
186     total_size = MRSAS_THUNDERBOLT_MSG_SIZE + (max_cmd * raid_msg_size) +
187         (max_cmd * sgl_sz) + (max_cmd * SENSE_LENGTH);
188
189     con_log(CL_ANN1, (CE_NOTE, "create_mpi2_frame_pool: "
190         "max_cmd %x", max_cmd));
191     con_log(CL_ANN1, (CE_NOTE, "max_cmd %x ", max_cmd));
192
193     con_log(CL_DLEVEL3, (CE_NOTE, "create_mpi2_frame_pool: "
194         "request message frame pool size %x", total_size));
195
196     /*
197      * ThunderBolt(TB) We need to create a single chunk of DMA'ble memory
198      * and then split the memory to 1024 commands. Each command should be
199      * able to contain a RAID MESSAGE FRAME which will embed a MFI_FRAME
200      * within it. Further refer the "alloc_req_rep_desc" function where
201      * we allocate request/reply descriptors queues for a clue.
202      */
203
204     instance->mpi2_frame_pool_dma_obj.size = total_size;
205     instance->mpi2_frame_pool_dma_obj.dma_attr = mrsas_generic_dma_attr;
206     instance->mpi2_frame_pool_dma_obj.dma_attr.dma_attr_addr_hi =
207         0xFFFFFFFFFU;
208     instance->mpi2_frame_pool_dma_obj.dma_attr.dma_attr_count_max =
209         0xFFFFFFFFFU;
210     instance->mpi2_frame_pool_dma_obj.dma_attr.dma_attr_sgllen = 1;
211     instance->mpi2_frame_pool_dma_obj.dma_attr.dma_attr_align = 256;
212
213     if (mrsas_alloc_dma_obj(instance, &instance->mpi2_frame_pool_dma_obj,
214         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
215         cmn_err(CE_WARN,
216             "mr_sas: could not alloc mpi2 frame pool");
217         return (DDI_FAILURE);
218     }
219
220     bzero(instance->mpi2_frame_pool_dma_obj.buffer, total_size);
```

new/./mr_sas_tbolt.c

4

```
218     instance->mpi2_frame_pool_dma_obj.status |= DMA_OBJ_ALLOCATED;
219
220     instance->io_request_frames =
221         (uint8_t *)instance->mpi2_frame_pool_dma_obj.buffer;
222     instance->io_request_frames_phy =
223         (uint32_t)
224         instance->mpi2_frame_pool_dma_obj.dma_cookie[0].dmac_address;
225
226     con_log(CL_DLEVEL3, (CE_NOTE, "io_request_frames 0x%p",
227         (void *)instance->io_request_frames));
228     con_log(CL_DLEVEL3, (CE_NOTE,
229         "io_request_frames 0x%x",
230         instance->io_request_frames));
231
232     con_log(CL_DLEVEL3, (CE_NOTE, "io_request_frames_phy 0x%x",
233         (void *)instance->io_request_frames_phy));
234     con_log(CL_DLEVEL3, (CE_NOTE,
235         "io_request_frames_phy 0x%x",
236         instance->io_request_frames_phy));
237
238     io_req_base = (uint8_t *)instance->io_request_frames +
239         MRSAS_THUNDERBOLT_MSG_SIZE;
240     io_req_base_phys = instance->io_request_frames_phy +
241         MRSAS_THUNDERBOLT_MSG_SIZE;
242
243     con_log(CL_DLEVEL3, (CE_NOTE,
244         "io_req_base_phys 0x%x", io_req_base_phys));
245
246     for (i = 0; i < max_cmd; i++) {
247         cmd = instance->cmd_list[i];
248
249         offset = i * MRSAS_THUNDERBOLT_MSG_SIZE;
250
251         cmd->scsi_io_request = (Mpi2RaidSCSIIORequest_t *)
252             ((uint8_t *)io_req_base + offset);
253         cmd->scsi_io_request_phys_addr = io_req_base_phys + offset;
254
255         cmd->sgl = (Mpi2SGEIOUnion_t *)((uint8_t *)io_req_base +
256             ((uint8_t *)io_req_base +
257             (max_cmd * raid_msg_size) + i * sgl_sz);
258
259         cmd->sgl_phys_addr = (io_req_base_phys +
260             cmd->sgl_phys_addr =
261             (io_req_base_phys +
262             (max_cmd * raid_msg_size) + i * sgl_sz);
263
264         cmd->sense1 = (uint8_t *)((uint8_t *)io_req_base +
265             cmd->sense1 = (uint8_t *)
266             ((uint8_t *)io_req_base +
267             (max_cmd * raid_msg_size) + (max_cmd * sgl_sz) +
268             (i * SENSE_LENGTH));
269
270         cmd->sense_phys_addr1 = (io_req_base_phys +
271             cmd->sense_phys_addr1 =
272             (io_req_base_phys +
273             (max_cmd * raid_msg_size) + (max_cmd * sgl_sz) +
274             (i * SENSE_LENGTH));
275
276         cmd->SMID = i + 1;
277         cmd->SMID = i+1;
278
279         con_log(CL_DLEVEL3, (CE_NOTE, "Frame Pool Addr [%x]0x%p",
280             cmd->index, (void *)cmd->scsi_io_request));
281         con_log(CL_DLEVEL3, (CE_NOTE,
282             "Frame Pool Addr [%x]0x%x",
```

```

254         cmd->index, cmd->scsi_io_request));

269         con_log(CL_DLEVEL3, (CE_NOTE, "Frame Pool Phys Addr [%x]0x%x",
270         con_log(CL_DLEVEL3, (CE_NOTE,
271         "Frame Pool Phys Addr [%x]0x%x",
272         cmd->index, cmd->scsi_io_request_phys_addr));

273         con_log(CL_DLEVEL3, (CE_NOTE, "Sense Addr [%x]0x%p",
274         cmd->index, (void *)cmd->sense1));
260         con_log(CL_DLEVEL3, (CE_NOTE,
261         "Sense Addr [%x]0x%x",
262         cmd->index, cmd->sense1));

275         con_log(CL_DLEVEL3, (CE_NOTE, "Sense Addr Phys [%x]0x%x",
276         con_log(CL_DLEVEL3, (CE_NOTE,
277         "Sense Addr Phys [%x]0x%x",
278         cmd->index, cmd->sense_phys_addr1));

279         con_log(CL_DLEVEL3, (CE_NOTE, "Sgl buffers [%x]0x%p",
280         cmd->index, (void *)cmd->sgl));

281         con_log(CL_DLEVEL3, (CE_NOTE, "Sgl buffers phys [%x]0x%x",
282         con_log(CL_DLEVEL3, (CE_NOTE,
283         "Sgl buffers [%x]0x%x",
284         cmd->index, cmd->sgl));

285         con_log(CL_DLEVEL3, (CE_NOTE,
286         "Sgl buffers phys [%x]0x%x",
287         cmd->index, cmd->sgl_phys_addr));

288     }

289     return (DDI_SUCCESS);

290 }

291 /*
292  * alloc_additional_dma_buffer for AEN
293  */
294 int
295 mrsas_tbolt_alloc_additional_dma_buffer(struct mrsas_instance *instance)
296 {
297     uint32_t        internal_buf_size = PAGESIZE*2;
298     int i;

299     /* Initialize buffer status as free */
300     instance->mfi_internal_dma_obj.status = DMA_OBJ_FREED;
301     instance->mfi_evt_detail_obj.status = DMA_OBJ_FREED;
302     instance->ld_map_obj[0].status = DMA_OBJ_FREED;
303     instance->ld_map_obj[1].status = DMA_OBJ_FREED;

304     instance->mfi_internal_dma_obj.size = internal_buf_size;
305     instance->mfi_internal_dma_obj.dma_attr = mrsas_generic_dma_attr;
306     instance->mfi_internal_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
307     instance->mfi_internal_dma_obj.dma_attr.dma_attr_count_max =
308     0xFFFFFFFFFU;
309     instance->mfi_internal_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
310     instance->mfi_internal_dma_obj.dma_attr.dma_attr_sgllen = 1;

311     if (mrsas_alloc_dma_obj(instance, &instance->mfi_internal_dma_obj,
312         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
313         cmn_err(CE_WARN,
314         "mr_sas: could not alloc reply queue");
315         return (DDI_FAILURE);
316     }

```

```

320     bzero(instance->mfi_internal_dma_obj.buffer, internal_buf_size);

321     instance->mfi_internal_dma_obj.status |= DMA_OBJ_ALLOCATED;
322     instance->internal_buf =
323     (caddr_t)((unsigned long)instance->mfi_internal_dma_obj.buffer));
324     instance->internal_buf = (caddr_t)((unsigned long)
325     instance->mfi_internal_dma_obj.buffer));
326     instance->internal_buf_dmac_add =
327     instance->mfi_internal_dma_obj.dma_cookie[0].dmac_address;
328     instance->internal_buf_size = internal_buf_size;

329     /* allocate evt_detail */
330     instance->mfi_evt_detail_obj.size = sizeof (struct mrsas_evt_detail);
331     instance->mfi_evt_detail_obj.dma_attr = mrsas_generic_dma_attr;
332     instance->mfi_evt_detail_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
333     instance->mfi_evt_detail_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
334     instance->mfi_evt_detail_obj.dma_attr.dma_attr_sgllen = 1;
335     instance->mfi_evt_detail_obj.dma_attr.dma_attr_align = 8;

336     if (mrsas_alloc_dma_obj(instance, &instance->mfi_evt_detail_obj,
337         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
338         cmn_err(CE_WARN, "mrsas_tbolt_alloc_additional_dma_buffer: "
339         cmn_err(CE_WARN,
340         "mrsas_tbolt_alloc_additional_dma_buffer: "
341         "could not allocate data transfer buffer.");
342         goto fail_tbolt_additional_buff;
343     }

344     bzero(instance->mfi_evt_detail_obj.buffer,
345     sizeof (struct mrsas_evt_detail));

346     instance->mfi_evt_detail_obj.status |= DMA_OBJ_ALLOCATED;

347     instance->size_map_info = sizeof (MR_FW_RAID_MAP) +
348     (sizeof (MR_LD_SPAN_MAP) * (MAX_LOGICAL_DRIVES - 1));

349     for (i = 0; i < 2; i++) {
350         /* allocate the data transfer buffer */
351         instance->ld_map_obj[i].size = instance->size_map_info;
352         instance->ld_map_obj[i].dma_attr = mrsas_generic_dma_attr;
353         instance->ld_map_obj[i].dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
354         instance->ld_map_obj[i].dma_attr.dma_attr_count_max =
355         0xFFFFFFFFFU;
356         instance->ld_map_obj[i].dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
357         instance->ld_map_obj[i].dma_attr.dma_attr_sgllen = 1;
358         instance->ld_map_obj[i].dma_attr.dma_attr_align = 1;

359         if (mrsas_alloc_dma_obj(instance, &instance->ld_map_obj[i],
360             (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
361             cmn_err(CE_WARN,
362             "could not allocate data transfer buffer.");
363             goto fail_tbolt_additional_buff;
364         }

365         instance->ld_map_obj[i].status |= DMA_OBJ_ALLOCATED;

366         bzero(instance->ld_map_obj[i].buffer, instance->size_map_info);
367         (void) memset(instance->ld_map_obj[i].buffer, 0,
368             instance->size_map_info);

369         instance->ld_map[i] =
370         (MR_FW_RAID_MAP_ALL *)instance->ld_map_obj[i].buffer;
371         instance->ld_map_phy[i] = (uint32_t)instance->
372         ld_map_obj[i].dmac_cookie[0].dmac_address;
373         instance->ld_map[i] = (MR_FW_RAID_MAP_ALL *)instance->ld_map_obj

```

```

367         instance->ld_map_phy[i] =
368             (uint32_t)instance->ld_map_obj[i].dma_cookie[0].dmac_add

378         con_log(CL_DLEVEL3, (CE_NOTE,
379             "ld_map Addr Phys 0x%x", instance->ld_map_phy[i]));

381         con_log(CL_DLEVEL3, (CE_NOTE,
382             "size_map_info 0x%x", instance->size_map_info));

383     }

385     return (DDI_SUCCESS);

387 fail_tbolt_additional_buff:
388     mrsas_tbolt_free_additional_dma_buffer(instance);

390     return (DDI_FAILURE);
391 }

393 MRSAS_REQUEST_DESCRIPTOR_UNION *
394 mr_sas_get_request_descriptor(struct mrsas_instance *instance, uint16_t index)
387 mr_sas_get_request_descriptor(struct mrsas_instance *instance,
388     uint16_t index, struct mrsas_cmd *cmd)
395 {
396     MRSAS_REQUEST_DESCRIPTOR_UNION *req_desc;

398     if (index > instance->max_fw_cmds) {
399         con_log(CL_ANN1, (CE_NOTE,
400             "Invalid SMID 0x%x request for descriptor", index));
401         con_log(CL_ANN1, (CE_NOTE,
402             "max_fw_cmds : 0x%x", instance->max_fw_cmds));
396         con_log(CL_ANN1, (CE_NOTE,
403             "max_fw_cmds : 0x%x\n", instance->max_fw_cmds));
404     }

406     req_desc = (MRSAS_REQUEST_DESCRIPTOR_UNION *)
407         ((char *)instance->request_message_pool +
408             (sizeof (MRSAS_REQUEST_DESCRIPTOR_UNION) * index));

410     con_log(CL_ANN1, (CE_NOTE,
411         "request descriptor : 0x%08lx", (unsigned long)req_desc));
405     con_log(CL_ANN1, (CE_NOTE,
412         "request descriptor : 0x%08lx\n", (unsigned long)req_desc));

413     con_log(CL_ANN1, (CE_NOTE,
414         "request descriptor base phy : 0x%08lx",
408         "request descriptor base phy : 0x%08lx\n",
415         (unsigned long)instance->request_message_pool_phy));

417     return ((MRSAS_REQUEST_DESCRIPTOR_UNION *)req_desc);
418 }

421 /*
422  * Allocate Request and Reply Queue Descriptors.
423  */
424 int
425 alloc_req_rep_desc(struct mrsas_instance *instance)
426 {
427     uint32_t         request_q_sz, reply_q_sz;
428     int              i, max_reply_q_sz;
422     int              i, max_request_q_sz, max_reply_q_sz;
423     uint64_t         request_desc;
429     MPI2_REPLY_DESCRIPTOR_UNION *reply_desc;
425     uint64_t         *reply_ptr;

431     /*

```

```

432     * ThunderBolt(TB) There's no longer producer consumer mechanism.
433     * Once we have an interrupt we are supposed to scan through the list of
434     * reply descriptors and process them accordingly. We would be needing
435     * to allocate memory for 1024 reply descriptors
436     */

438     /* Allocate Reply Descriptors */
439     con_log(CL_ANN1, (CE_NOTE, "reply q desc len = %x",
440         (uint_t)sizeof (MPI2_REPLY_DESCRIPTOR_UNION)));
435     con_log(CL_ANN1, (CE_NOTE, "reply q desc len = %x\n",
446         sizeof (MPI2_REPLY_DESCRIPTOR_UNION)));

442     /* reply queue size should be multiple of 16 */
438     /* reply queue size should be multiple of 16
443     max_reply_q_sz = ((instance->max_fw_cmds + 1 + 15)/16)*16;

445     reply_q_sz = 8 * max_reply_q_sz;

448     con_log(CL_ANN1, (CE_NOTE, "reply q desc len = %x",
449         (uint_t)sizeof (MPI2_REPLY_DESCRIPTOR_UNION)));
444     con_log(CL_ANN1, (CE_NOTE, "reply q desc len = %x\n",
445         sizeof (MPI2_REPLY_DESCRIPTOR_UNION)));

451     instance->reply_desc_dma_obj.size = reply_q_sz;
452     instance->reply_desc_dma_obj.dma_attr = mrsas_generic_dma_attr;
453     instance->reply_desc_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
454     instance->reply_desc_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
455     instance->reply_desc_dma_obj.dma_attr.dma_attr_sgllen = 1;
456     instance->reply_desc_dma_obj.dma_attr.dma_attr_align = 16;

458     if (mrsas_alloc_dma_obj(instance, &instance->reply_desc_dma_obj,
459         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
460         cmn_err(CE_WARN,
461             "mr_sas: could not alloc reply queue");
462         return (DDI_FAILURE);
463     }

465     bzero(instance->reply_desc_dma_obj.buffer, reply_q_sz);
466     instance->reply_desc_dma_obj.status |= DMA_OBJ_ALLOCATED;

468     /* virtual address of reply queue */
464     /* virtual address of reply queue
469     instance->reply_frame_pool = (MPI2_REPLY_DESCRIPTOR_UNION *) (
470         instance->reply_desc_dma_obj.buffer);

472     instance->reply_q_depth = max_reply_q_sz;

474     con_log(CL_ANN1, (CE_NOTE, "[reply queue depth]0x%x",
475         instance->reply_q_depth));

477     con_log(CL_ANN1, (CE_NOTE, "[reply queue virt addr]0x%p",
478         (void *)instance->reply_frame_pool));
473     con_log(CL_ANN1, (CE_NOTE, "[reply queue virt addr]0x%x",
474         instance->reply_frame_pool));

480     /* initializing reply address to 0xFFFFFFFF */
481     reply_desc = instance->reply_frame_pool;

483     for (i = 0; i < instance->reply_q_depth; i++) {
484         reply_desc->Words = (uint64_t)-0;
485         reply_desc++;
486     }

489     instance->reply_frame_pool_phy =

```

```

490         (uint32_t)instance->reply_desc_dma_obj.dma_cookie[0].dmac_address;

492     con_log(CL_ANN1, (CE_NOTE,
493         "[reply queue phys addr]0x%x", instance->reply_frame_pool_phy));

496     instance->reply_pool_limit_phy = (instance->reply_frame_pool_phy +
497         reply_q_sz);

499     con_log(CL_ANN1, (CE_NOTE, "[reply pool limit phys addr]0x%x",
500         instance->reply_pool_limit_phy));

503     con_log(CL_ANN1, (CE_NOTE, " request q desc len = %x",
504         (int)sizeof (MRSAS_REQUEST_DESCRIPTOR_UNION)));
499     con_log(CL_ANN1, (CE_NOTE, " request q desc len = %x\n",
500         sizeof (MRSAS_REQUEST_DESCRIPTOR_UNION)));

506     /* Allocate Request Descriptors */
507     con_log(CL_ANN1, (CE_NOTE, " request q desc len = %x",
508         (int)sizeof (MRSAS_REQUEST_DESCRIPTOR_UNION)));
503     con_log(CL_ANN1, (CE_NOTE, " request q desc len = %x\n",
504         sizeof (MRSAS_REQUEST_DESCRIPTOR_UNION)));

510     request_q_sz = 8 *
511         (instance->max_fw_cmds);

513     instance->request_desc_dma_obj.size = request_q_sz;
514     instance->request_desc_dma_obj.dma_attr = mrsas_generic_dma_attr;
515     instance->request_desc_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
516     instance->request_desc_dma_obj.dma_attr.dma_attr_count_max =
517         0xFFFFFFFFFU;
518     instance->request_desc_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
518     instance->request_desc_dma_obj.dma_attr.dma_attr_sgllen = 1;
519     instance->request_desc_dma_obj.dma_attr.dma_attr_align = 16;

521     if (mrsas_alloc_dma_obj(instance, &instance->request_desc_dma_obj,
522         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
523         cmn_err(CE_WARN,
524             "mr_sas: could not alloc request queue desc");
525         goto fail_undo_reply_queue;
526     }

528     bzero(instance->request_desc_dma_obj.buffer, request_q_sz);
529     instance->request_desc_dma_obj.status |= DMA_OBJ_ALLOCATED;

531     /* virtual address of request queue desc */
532     instance->request_message_pool = (MRSAS_REQUEST_DESCRIPTOR_UNION *)
533         (instance->request_desc_dma_obj.buffer);

535     instance->request_message_pool_phy =
536         (uint32_t)instance->request_desc_dma_obj.dma_cookie[0].dmac_address;

533     max_request_q_sz = instance->max_fw_cmds;

538     return (DDI_SUCCESS);

540 fail_undo_reply_queue:
541     if (instance->reply_desc_dma_obj.status == DMA_OBJ_ALLOCATED) {
542         (void) mrsas_free_dma_obj(instance,
543             instance->reply_desc_dma_obj);
544         instance->reply_desc_dma_obj.status = DMA_OBJ_FREED;
545     }

547     return (DDI_FAILURE);
548 }

```

```

550 /*
551  * mrsas_alloc_cmd_pool_tbolt
552  *
553  * TODO: merge tbolt-specific code into mrsas_alloc_cmd_pool() to have single
554  * routine
555  * TODO: merge tbolt-specific code into mrsas_alloc_cmd_pool() to have single r
556  */
557 int
558 mrsas_alloc_cmd_pool_tbolt(struct mrsas_instance *instance)
559 {
560     int i;
561     int count;
562     uint32_t max_cmd;
563     uint32_t reserve_cmd;
564     size_t sz;

565     struct mrsas_cmd *cmd;

567     max_cmd = instance->max_fw_cmds;
568     con_log(CL_ANN1, (CE_NOTE, "mrsas_alloc_cmd_pool: "
569         "max_cmd %x", max_cmd));

572     sz = sizeof (struct mrsas_cmd *) * max_cmd;

574     /*
575      * instance->cmd_list is an array of struct mrsas_cmd pointers.
576      * Allocate the dynamic array first and then allocate individual
577      * commands.
578      */
579     instance->cmd_list = kmem_zalloc(sz, KM_SLEEP);
575     if (instance->cmd_list == NULL) {
576         con_log(CL_NONE, (CE_WARN,
577             "Failed to allocate memory for cmd_list"));
578         return (DDI_FAILURE);
579     }

581     /* create a frame pool and assign one frame to each cmd */
582     for (count = 0; count < max_cmd; count++) {
583         instance->cmd_list[count] =
584             kmem_zalloc(sizeof (struct mrsas_cmd), KM_SLEEP);
585         instance->cmd_list[count] = kmem_zalloc(sizeof (struct mrsas_cmd),
586             KM_SLEEP);
587         if (instance->cmd_list[count] == NULL) {
588             con_log(CL_NONE, (CE_WARN,
589                 "Failed to allocate memory for mrsas_cmd"));
590             goto mrsas_undo_cmds;
591         }
592     }

587     /* add all the commands to command pool */

589     INIT_LIST_HEAD(&instance->cmd_pool_list);
590     INIT_LIST_HEAD(&instance->cmd_pending_list);
591     INIT_LIST_HEAD(&instance->cmd_app_pool_list);

593     reserve_cmd = MRSAS_APP_RESERVED_CMDS;

595     /* cmd index 0 reserved for IOC INIT */
596     for (i = 1; i < reserve_cmd; i++) {
597         for (i = 1; i < reserve_cmd; i++) { //cmd index 0 reserved for IOC
598             cmd = instance->cmd_list[i];
599             cmd->index = i;
600             mlist_add_tail(&cmd->list, &instance->cmd_app_pool_list);
601         }
602     }

```

```

603     for (i = reserve_cmd; i < max_cmd; i++) {
604         cmd = instance->cmd_list[i];
605         cmd->index = i;
606         mlist_add_tail(&cmd->list, &instance->cmd_pool_list);
607     }
609     return (DDI_SUCCESS);
611 mrsas_undo_cmds:
612     if (count > 0) {
613         /* free each cmd */
614         for (i = 0; i < count; i++) {
615             if (instance->cmd_list[i] != NULL) {
616                 kmem_free(instance->cmd_list[i],
617                     sizeof (struct mrsas_cmd));
618             }
619             if (instance->cmd_list[i] != NULL)
620                 kmem_free(instance->cmd_list[i], sizeof (struct m
619             instance->cmd_list[i] = NULL;
620         }
621     }
623 mrsas_undo_cmd_list:
624     if (instance->cmd_list != NULL)
625         kmem_free(instance->cmd_list, sz);
626     instance->cmd_list = NULL;
628     return (DDI_FAILURE);
629 }

```

unchanged_portion_omitted

```

661 /*
662  * ThunderBolt(TB) memory allocations for commands/messages/frames.
663  */
664 int
665 alloc_space_for_mpi2(struct mrsas_instance *instance)
666 {
667     /* Allocate command pool (memory for cmd_list & individual commands) */
668     /* Allocate command pool ( memory for cmd_list & individual commands) */
669     if (mrsas_alloc_cmd_pool_tbolt(instance)) {
670         cmn_err(CE_WARN, "Error creating cmd pool");
671         return (DDI_FAILURE);
672     }
673     /* Initialize single reply size and Message size */
674     instance->reply_size = MRSAS_THUNDERBOLT_REPLY_SIZE;
675     instance->raid_io_msg_size = MRSAS_THUNDERBOLT_MSG_SIZE;
677     instance->max_sge_in_main_msg = (MRSAS_THUNDERBOLT_MSG_SIZE -
678         (sizeof (MPI2_RAID_SCSI_IO_REQUEST) -
679         sizeof (MPI2_SGE_IO_UNION))) / sizeof (MPI2_SGE_IO_UNION);
680     instance->max_sge_in_chain = (MR_COMMAND_SIZE -
681         MRSAS_THUNDERBOLT_MSG_SIZE) / sizeof (MPI2_SGE_IO_UNION);
683     /* Reduce SG count by 1 to take care of group cmds feature in FW */
684     instance->max_num_sge = (instance->max_sge_in_main_msg +
685         instance->max_sge_in_chain - 2);
686     instance->chain_offset_mpt_msg =
687         offsetof(MPI2_RAID_SCSI_IO_REQUEST, SGL) / 16;
688     instance->chain_offset_io_req = (MRSAS_THUNDERBOLT_MSG_SIZE -
689         sizeof (MPI2_SGE_IO_UNION)) / 16;
690     instance->reply_read_index = 0;

```

```

693     /* Allocate Request and Reply descriptors Array */
694     /* Make sure the buffer is aligned to 8 for req/rep descriptor Pool */
695     if (alloc_req_rep_desc(instance)) {
696         cmn_err(CE_WARN,
697             "Error, allocating memory for descriptor-pool");
698         goto mpi2_undo_cmd_pool;
699     }
700     con_log(CL_ANN1, (CE_NOTE, "[request message pool phys addr]0x%x",
701         instance->request_message_pool_phy));
704     /* Allocate MFI Frame pool - for MPI-MFI passthru commands */
705     if (create_mfi_frame_pool(instance)) {
706         cmn_err(CE_WARN,
707             "Error, allocating memory for MFI frame-pool");
708         goto mpi2_undo_descriptor_pool;
709     }
712     /* Allocate MPI2 Message pool */
713     /*
714      * Make sure the buffer is aligned to 256 for raid message packet
715      * create a io request pool and assign one frame to each cmd
716      */
718     if (create_mpi2_frame_pool(instance)) {
719         cmn_err(CE_WARN,
720             "Error, allocating memory for MPI2 Message-pool");
721         goto mpi2_undo_mfi_frame_pool;
722     }
724 #ifdef DEBUG
725     con_log(CL_ANN1, (CE_CONT, "[max_sge_in_main_msg]0x%x",
726         instance->max_sge_in_main_msg));
727     con_log(CL_ANN1, (CE_CONT, "[max_sge_in_chain]0x%x",
728         instance->max_sge_in_chain));
729     con_log(CL_ANN1, (CE_CONT, "[max_sge]0x%x", instance->max_num_sge));
730     con_log(CL_ANN1, (CE_CONT, "[chain_offset_mpt_msg]0x%x",
731         instance->chain_offset_mpt_msg));
732     con_log(CL_ANN1, (CE_CONT, "[chain_offset_io_req]0x%x",
733         instance->chain_offset_io_req));
734 #endif
738     /* Allocate additional dma buffer */
739     if (mrsas_tbolt_alloc_additional_dma_buffer(instance)) {
740         cmn_err(CE_WARN,
741             "Error, allocating tbolt additional DMA buffer");
742         goto mpi2_undo_message_pool;
743     }
745     return (DDI_SUCCESS);
747 mpi2_undo_message_pool:
748     destroy_mpi2_frame_pool(instance);
750 mpi2_undo_mfi_frame_pool:
751     destroy_mfi_frame_pool(instance);
753 mpi2_undo_descriptor_pool:
754     free_req_rep_desc_pool(instance);
756 mpi2_undo_cmd_pool:

```

new/./mr_sas_tbolt.c

13

```
757     mrsas_free_cmd_pool(instance);
759     return (DDI_FAILURE);
760 }

763 /*
764  * mrsas_init_adapter_tbolt - Initialize fusion interface adapter.
765  */
766 int
767 mrsas_init_adapter_tbolt(struct mrsas_instance *instance)
768 {
769     mrsas_init_adapter_tbolt (struct mrsas_instance *instance)
770 {
771     /*
772      * Reduce the max supported cmds by 1. This is to ensure that the
773      * reply_q_sz (1 more than the max cmd that driver may send)
774      * does not exceed max cmds that the FW can support
775      */
776     if (instance->max_fw_cmds > 1008) {
777         instance->max_fw_cmds = 1008;
778         instance->max_fw_cmds = instance->max_fw_cmds-1;
779     }
781     con_log(CL_ANN, (CE_NOTE, "mrsas_init_adapter_tbolt: "
782         " instance->max_fw_cmds 0x%X.", instance->max_fw_cmds));

785     /* create a pool of commands */
786     if (alloc_space_for_mpi2(instance) != DDI_SUCCESS) {
787         if ( alloc_space_for_mpi2(instance) != DDI_SUCCESS) {
788             cmn_err(CE_WARN,
789                 " alloc_space_for_mpi2() failed.");
790         }
791         return (DDI_FAILURE);
792     }
793     /* Send ioc init message */
794     /* NOTE: the issue_init call does FMA checking already. */
795     if (mrsas_issue_init_mpi2(instance) != DDI_SUCCESS) {
796         if ( mrsas_issue_init_mpi2(instance) != DDI_SUCCESS) {
797             cmn_err(CE_WARN,
798                 " mrsas_issue_init_mpi2() failed.");
799         }
800         goto fail_init_fusion;
801     }
802     instance->unroll.alloc_space_mpi2 = 1;
804     con_log(CL_ANN, (CE_NOTE,
805         "mrsas_init_adapter_tbolt: SUCCESSFUL"));
806     "mrsas_init_adapter_tbolt: SUCCESSFULL\n"));

807     return (DDI_SUCCESS);
809 fail_init_fusion:
812 fail_undo_alloc_mpi2:
810     free_space_for_mpi2(instance);
812     return (DDI_FAILURE);
813 }
```

new/./mr_sas_tbolt.c

14

```
817 /*
818  * init_mpi2
819  */
820 int
821 mrsas_issue_init_mpi2(struct mrsas_instance *instance)
822 {
823     dma_obj_t init2_dma_obj;
824     int ret_val = DDI_SUCCESS;

826     /* allocate DMA buffer for IOC INIT message */
827     init2_dma_obj.size = sizeof (Mpi2IOCIInitRequest_t);
828     init2_dma_obj.dma_attr = mrsas_generic_dma_attr;
829     init2_dma_obj.dma_attr.dma_attr_addr_hi = 0xFFFFFFFFFU;
830     init2_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
831     init2_dma_obj.dma_attr.dma_attr_sgllen = 1;
832     init2_dma_obj.dma_attr.dma_attr_align = 256;

834     if (mrsas_alloc_dma_obj(instance, &init2_dma_obj,
835         (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
836         cmn_err(CE_WARN, "mr_sas_issue_init_mpi2 "
837             "could not allocate data transfer buffer.");
838         return (DDI_FAILURE);
839     }
840     (void) memset(init2_dma_obj.buffer, 2, sizeof (Mpi2IOCIInitRequest_t));
841     (void) memset(init2_dma_obj.buffer, 2,
842         sizeof (Mpi2IOCIInitRequest_t));

842     con_log(CL_ANN1, (CE_NOTE,
843         "mrsas_issue_init_mpi2 _phys adr: %x",
844         "mrsas_issue_init_mpi2 _phys adr: %x\n",
845         init2_dma_obj.dma_cookie[0].dmac_address));

847     /* Initialize and send ioc init message */
848     ret_val = mrsas_tbolt_ioc_init(instance, &init2_dma_obj);
849     ret_val = mrsas_tbolt_ioc_init(instance, &init2_dma_obj,
850         init2_dma_obj.acc_handle);
851     if (ret_val == DDI_FAILURE) {
852         con_log(CL_ANN1, (CE_WARN,
853             "mrsas_issue_init_mpi2: Failed"));
854         "mrsas_issue_init_mpi2: Failed\n"));
855         goto fail_init_mpi2;
856     }

857     /* free IOC init DMA buffer */
858     if (mrsas_free_dma_obj(instance, init2_dma_obj)
859         != DDI_SUCCESS) {
860         con_log(CL_ANN1, (CE_WARN,
861             "mrsas_issue_init_mpi2: Free Failed"));
862         "mrsas_issue_init_mpi2: Free Failed\n"));
863         return (DDI_FAILURE);
864     }

863     /* Get/Check and sync ld_map info */
864     instance->map_id = 0;
865     if (mrsas_tbolt_check_map_info(instance) == DDI_SUCCESS)
866         (void) mrsas_tbolt_sync_map_info(instance);
867     if( mrsas_tbolt_check_map_info(instance) == DDI_SUCCESS )
868         mrsas_tbolt_sync_map_info(instance);

869     /* No mrsas_cmd to send, so send NULL. */
870     if (mrsas_common_check(instance, NULL) != DDI_SUCCESS)
871         goto fail_init_mpi2;
```

```

873     con_log(CL_ANN, (CE_NOTE,
874                "mrsas_issue_init_mpi2: SUCCESSFUL"));
875     "mrsas_issue_init_mpi2: SUCCESSFULL\n"));

876     return (DDI_SUCCESS);

878 fail_init_mpi2:
879     (void) mrsas_free_dma_obj(instance, init2_dma_obj);
880     mrsas_free_dma_obj(instance, init2_dma_obj);

881     return (DDI_FAILURE);
882 }

884 static int
885 mrsas_tbolt_ioc_init(struct mrsas_instance *instance, dma_obj_t *mpi2_dma_obj)
886 int
887 mrsas_tbolt_ioc_init(struct mrsas_instance *instance, dma_obj_t *mpi2_dma_obj,
888                     ddi_acc_handle_t accessp)
889 {
890     int numbytes;
891     int numbytes, i;
892     int ret = DDI_SUCCESS;
893     uint16_t flags;
894     int status;
895     timespec_t time;
896     uint64_t mSec;
897     uint32_t msec = MFI_POLL_TIMEOUT_SECS * MILLISEC;
898     struct mrsas_init_frame2 *mfiFrameInit2;
899     struct mrsas_header *frame_hdr;
900     Mpi2IOCIInitRequest_t *init;
901     struct mrsas_cmd *cmd = NULL;
902     struct mrsas_drv_ver drv_ver_info;
903     MRSAS_REQUEST_DESCRIPTOR_UNION *req_desc;

896     con_log(CL_ANN, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));

899 #ifdef DEBUG
900     con_log(CL_ANN1, (CE_CONT, " mfiFrameInit2 len = %x\n",
901                      (int)sizeof (*mfiFrameInit2)));
902     con_log(CL_ANN1, (CE_CONT, " MPI len = %x\n", (int)sizeof (*init)));
903     con_log(CL_ANN1, (CE_CONT, " MPI len = %x\n", sizeof (*mfiFrameInit2)));
904     con_log(CL_ANN1, (CE_CONT, " MPI len = %x\n", sizeof (*init)));
905     con_log(CL_ANN1, (CE_CONT, " MPI len = %x\n", sizeof (struct mrsas_init_frame2)));
906     con_log(CL_ANN1, (CE_CONT, " MPI len = %x\n", sizeof (Mpi2IOCIInitRequest_t)));
907 #endif

909     init = (Mpi2IOCIInitRequest_t *)mpi2_dma_obj->buffer;
910     numbytes = sizeof (*init);
911     bzero(init, numbytes);

913     ddi_put8(mpi2_dma_obj->acc_handle, &init->Function,
914             MPI2_FUNCTION_IOC_INIT);

916     ddi_put8(mpi2_dma_obj->acc_handle, &init->WhoInit,
917             MPI2_WHOINIT_HOST_DRIVER);

919     /* set MsgVersion and HeaderVersion host driver was built with */
920     ddi_put16(mpi2_dma_obj->acc_handle, &init->MsgVersion,
921             MPI2_VERSION);

```

```

923     ddi_put16(mpi2_dma_obj->acc_handle, &init->HeaderVersion,
924             MPI2_HEADER_VERSION);

926     ddi_put16(mpi2_dma_obj->acc_handle, &init->SystemRequestFrameSize,
927             instance->raid_io_msg_size / 4);

929     ddi_put16(mpi2_dma_obj->acc_handle, &init->ReplyFreeQueueDepth,
930             0);

932     ddi_put16(mpi2_dma_obj->acc_handle,
933             &init->ReplyDescriptorPostQueueDepth,
934             instance->reply_q_depth);
935     /*
936     * These addresses are set using the DMA cookie addresses from when the
937     * memory was allocated. Sense buffer hi address should be 0.
938     * ddi_put32(accessp, &init->SenseBufferAddressHigh, 0);
939     */

941     ddi_put32(mpi2_dma_obj->acc_handle,
942             &init->SenseBufferAddressHigh, 0);

944     ddi_put64(mpi2_dma_obj->acc_handle,
945             (uint64_t *)&init->SystemRequestFrameBaseAddress,
946             instance->io_request_frames_phy);

948     ddi_put64(mpi2_dma_obj->acc_handle,
949             &init->ReplyDescriptorPostQueueAddress,
950             instance->reply_frame_pool_phy);

952     ddi_put64(mpi2_dma_obj->acc_handle,
953             &init->ReplyFreeQueueAddress, 0);

955     cmd = instance->cmd_list[0];
956     if (cmd == NULL) {
957         return (DDI_FAILURE);
958     }
959     cmd->retry_count_for_ocr = 0;
960     cmd->pkt = NULL;
961     cmd->drv_pkt_time = 0;

963     mfiFrameInit2 = (struct mrsas_init_frame2 *)cmd->scsi_io_request;
964     con_log(CL_ANN1, (CE_CONT, "[mfi vaddr]%p", (void *)mfiFrameInit2));
965     con_log(CL_ANN1, (CE_CONT, "[mfi vaddr]%x", mfiFrameInit2));

966     frame_hdr = &cmd->frame->hdr;

968     ddi_put8(cmd->frame_dma_obj->acc_handle, &frame_hdr->cmd_status,
969             MFI_CMD_STATUS_POLL_MODE);

971     flags = ddi_get16(cmd->frame_dma_obj->acc_handle, &frame_hdr->flags);

973     flags |= MFI_FRAME_DONT_POST_IN_REPLY_QUEUE;

975     ddi_put16(cmd->frame_dma_obj->acc_handle, &frame_hdr->flags, flags);

977     con_log(CL_ANN, (CE_CONT,
978                "mrsas_tbolt_ioc_init: SMID:%x\n", cmd->SMID));

980     /* Init the MFI Header */
981     // Init the MFI Header
982     ddi_put8(instance->mpi2_frame_pool_dma_obj->acc_handle,
983             &mfiFrameInit2->cmd, MFI_CMD_OP_INIT);

984     con_log(CL_ANN1, (CE_CONT, "[CMD]%x", mfiFrameInit2->cmd));

986     ddi_put8(instance->mpi2_frame_pool_dma_obj->acc_handle,

```

```

987         &mfiFrameInit2->cmd_status,
988         MFI_STAT_INVALID_STATUS);

990     con_log(CL_ANN1, (CE_CONT, "[Status]%"x", mfiFrameInit2->cmd_status));

992     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
993     &mfiFrameInit2->queue_info_new_phys_addr_lo,
994     mpi2_dma_obj->dma_cookie[0].dmac_address);

996     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
997     &mfiFrameInit2->data_xfer_len,
998     sizeof (Mpi2IOInitRequest_t));

1000     con_log(CL_ANN1, (CE_CONT, "[reply q desc addr]%"x",
1001     (int)init->ReplyDescriptorPostQueueAddress));
1009     init->ReplyDescriptorPostQueueAddress));

1003     /* fill driver version information */
1011     /* fill driver version information */
1004     fill_up_drv_ver(&drv_ver_info);

1006     /* allocate the driver version data transfer buffer */
1007     instance->drv_ver_dma_obj.size = sizeof (drv_ver_info.drv_ver);
1015     instance->drv_ver_dma_obj.size = sizeof (drv_ver_info.drv_ver);
1008     instance->drv_ver_dma_obj.dma_attr = mrsas_generic_dma_attr;
1009     instance->drv_ver_dma_obj.dma_attr.dma_attr_hi = 0xFFFFFFFFFU;
1010     instance->drv_ver_dma_obj.dma_attr.dma_attr_count_max = 0xFFFFFFFFFU;
1011     instance->drv_ver_dma_obj.dma_attr.dma_attr_sgllen = 1;
1012     instance->drv_ver_dma_obj.dma_attr.dma_attr_align = 1;

1014     if (mrsas_alloc_dma_obj(instance, &instance->drv_ver_dma_obj,
1015     (uchar_t)DDI_STRUCTURE_LE_ACC) != 1) {
1016         cmn_err(CE_WARN,
1017         "fusion init: Could not allocate driver version buffer.");
1018         return (DDI_FAILURE);
1019     }
1020     /* copy driver version to dma buffer */
1021     bzero(instance->drv_ver_dma_obj.buffer, sizeof (drv_ver_info.drv_ver));
1022     /* copy driver version to dma buffer */
1023     (void)memset(instance->drv_ver_dma_obj.buffer, 0, sizeof (drv_ver_info.dr
1024     ddi_rep_put8(cmd->frame_dma_obj.acc_handle,
1025     (uint8_t *)drv_ver_info.drv_ver,
1026     (uint8_t *)instance->drv_ver_dma_obj.buffer,
1027     sizeof (drv_ver_info.drv_ver), DDI_DEV_AUTOINCR);
1033     sizeof (drv_ver_info.drv_ver), DDI_DEV_AUTOINCR);

1027     /* send driver version physical address to firmware */
1028     ddi_put64(cmd->frame_dma_obj.acc_handle, &mfiFrameInit2->driverversion,
1029     instance->drv_ver_dma_obj.dma_cookie[0].dmac_address);
1035     /* send driver version physical address to firmware */
1036     ddi_put64(cmd->frame_dma_obj.acc_handle,
1037     &mfiFrameInit2->driverversion, instance->drv_ver_dma_obj.dma_cookie[

1031     con_log(CL_ANN1, (CE_CONT, "[MPIINIT2 frame Phys addr ]0x%x len = %x",
1032     mfiFrameInit2->queue_info_new_phys_addr_lo,
1033     (int)sizeof (Mpi2IOInitRequest_t)));
1041     sizeof (Mpi2IOInitRequest_t)));

1035     con_log(CL_ANN1, (CE_CONT, "[Length]%"x", mfiFrameInit2->data_xfer_len));

1037     con_log(CL_ANN1, (CE_CONT, "[MFI frame Phys Address]%"x len = %x",
1038     cmd->scsi_io_request_phys_addr,
1039     (int)sizeof (struct mrsas_init_frame2));
1046     cmd->scsi_io_request_phys_addr, sizeof (struct mrsas_init_frame2));

1041     /* disable interrupts before sending INIT2 frame */

```

```

1042     instance->func_ptr->disable_intr(instance);

1044     req_desc = (MRSAS_REQUEST_DESCRIPTOR_UNION *)
1045     instance->request_message_pool;
1046     req_desc->Words = cmd->scsi_io_request_phys_addr;
1047     req_desc->MFAIo.RequestFlags =
1048     (MPI2_REQ_DESCRIPTOR_FLAGS_MFA << MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

1050     cmd->request_desc = req_desc;

1052     /* issue the init frame */
1053     instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd);

1055     con_log(CL_ANN1, (CE_CONT, "[cmd = %d] ", frame_hdr->cmd));
1056     con_log(CL_ANN1, (CE_CONT, "[cmd Status= %x] ",
1057     frame_hdr->cmd_status));

1059     if (ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1060     &mfiFrameInit2->cmd_status) == 0) {
1061         con_log(CL_ANN, (CE_NOTE, "INIT2 Success"));
1069         ret = DDI_SUCCESS;
1062     } else {
1063         con_log(CL_ANN, (CE_WARN, "INIT2 Fail"));
1064         mrsas_dump_reply_desc(instance);
1065         goto fail_ioc_init;
1066     }

1068     mrsas_dump_reply_desc(instance);

1070     instance->unroll.verBuff = 1;

1072     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_ioc_init: SUCCESSFUL"));
1080     con_log(CL_ANN, (CE_NOTE,
1081     "mrsas_tbolt_ioc_init: SUCCESSFULL\n"));

1074     return (DDI_SUCCESS);

1077 fail_ioc_init:

1079     (void) mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);
1089     mrsas_free_dma_obj(instance, instance->drv_ver_dma_obj);

1081     return (DDI_FAILURE);
1082 }

1084 int
1085 wait_for_outstanding_poll_io(struct mrsas_instance *instance)
1094 int wait_for_outstanding_poll_io(struct mrsas_instance *instance)
1086 {
1087     int i;
1088     uint32_t wait_time = dump_io_wait_time;
1089     for (i = 0; i < wait_time; i++) {
1090         /*
1091          * Check For Outstanding poll Commands
1092          * except ldsync command and aen command
1093          */
1094         if (instance->fw_outstanding <= 2) {
1095             break;
1096         }
1097         drv_usecwait(10*MILLISEC);
1098         /* complete commands from reply queue */
1099         (void) mr_sas_tbolt_process_outstanding_cmd(instance);
1100     }
1101     if (instance->fw_outstanding > 2) {

```

new././mr_sas_tbolt.c

19

```
1102         return (1);
1103     }
1104     return (0);
1105 }
1106 /*
1107  * scsi_pkt handling
1108  *
1109  * Visible to the external world via the transport structure.
1110  */
1112 int
1113 mrsas_tbolt_tran_start(struct scsi_address *ap, struct scsi_pkt *pkt)
1114 {
1115     struct mrsas_instance *instance = ADDR2MR(ap);
1116     struct scsa_cmd *acmd = PKT2CMD(pkt);
1117     struct mrsas_cmd *cmd = NULL;
1118     int rval, i;
1119     uchar_t cmd_done = 0;
1120     Mpi2RaidSCSIIORequest_t *scsi_raid_io;
1121     uint32_t msec = 120 * MILLISEC;
1122
1123     con_log(CL_DLEVEL1, (CE_NOTE, "chkpnt:%s:%d", __func__, __LINE__));
1124     if (instance->deadadapter == 1) {
1125         cmn_err(CE_WARN,
1126             "mrsas_tran_start:TBOLT return TRAN_FATAL_ERROR "
1127             "for IO, as the HBA doesn't take any more IOs");
1128         if (pkt) {
1129             pkt->pkt_reason = CMD_DEV_GONE;
1130             pkt->pkt_statistics = STAT_DISCON;
1131         }
1132         return (TRAN_FATAL_ERROR);
1133     }
1134     if (instance->adapterresetinprogress) {
1135         con_log(CL_ANN, (CE_NOTE, "Reset flag set, "
1136             "returning mfi_pkt and setting TRAN_BUSY\n"));
1137         return (TRAN_BUSY);
1138     }
1139     (void) mrsas_tbolt_prepare_pkt(acmd);
1140     rval = mrsas_tbolt_prepare_pkt(acmd);
1141
1142     cmd = mrsas_tbolt_build_cmd(instance, ap, pkt, &cmd_done);
1143
1144     /*
1145      * Check if the command is already completed by the mrsas_build_cmd()
1146      * routine. In which case the busy_flag would be clear and scb will be
1147      * NULL and appropriate reason provided in pkt_reason field
1148      */
1149     if (cmd_done) {
1150         pkt->pkt_reason = CMD_CMPLT;
1151         pkt->pkt_scbp[0] = STATUS_GOOD;
1152         pkt->pkt_state |= STATE_GOT_BUS | STATE_GOT_TARGET
1153             | STATE_SENT_CMD;
1154         if (((pkt->pkt_flags & FLAG_NOINTR) == 0) && pkt->pkt_comp) {
1155             (*pkt->pkt_comp)(pkt);
1156         }
1157         return (TRAN_ACCEPT);
1158     }
1159
1160     if (cmd == NULL) {
1161         return (TRAN_BUSY);
1162     }
1163
1164     if ((pkt->pkt_flags & FLAG_NOINTR) == 0) {
1165         if (instance->fw_outstanding > instance->max_fw_cmds) {
```

new././mr_sas_tbolt.c

20

```
1164         cmn_err(CE_WARN,
1165             "Command Queue Full... Returning BUSY");
1166         "Command Queue Full... Returning BUSY\n");
1167         return_raid_msg_pkt(instance, cmd);
1168         return (TRAN_BUSY);
1169     }
1170
1171     /* Synchronize the Cmd frame for the controller */
1172     (void) ddi_dma_sync(cmd->frame_dma_obj.dma_handle, 0, 0,
1173         DDI_DMA_SYNC_FORDEV);
1174
1175     con_log(CL_ANN, (CE_CONT, "tbolt_issue_cmd: SCSI CDB[0]=0x%x "
1176         "cmd->index:0x%x SMID 0x%x\n", pkt->pkt_cdbp[0],
1177         cmd->index, cmd->SMID));
1178     "cmd->index:0x%x SMID 0x%x\n", pkt->pkt_cdbp[0], cmd->index
1179     instance->func_ptr->issue_cmd(cmd, instance);
1180
1181     return (TRAN_ACCEPT);
1182
1183 } else {
1184     instance->func_ptr->issue_cmd(cmd, instance);
1185     (void) wait_for_outstanding_poll_io(instance);
1186     (void) mrsas_common_check(instance, cmd);
1187 }
1188
1189 return (TRAN_ACCEPT);
1190 }
1191
1192 /*
1193  * prepare the pkt:
1194  * the pkt may have been resubmitted or just reused so
1195  * initialize some fields and do some checks.
1196  */
1197 static int
1198 mrsas_tbolt_prepare_pkt(struct scsa_cmd *acmd)
1199 {
1200     struct scsi_pkt *pkt = CMD2PKT(acmd);
1201
1202     /*
1203      * Reinitialize some fields that need it; the packet may
1204      * have been resubmitted
1205      */
1206     pkt->pkt_reason = CMD_CMPLT;
1207     pkt->pkt_state = 0;
1208     pkt->pkt_statistics = 0;
1209     pkt->pkt_resid = 0;
1210
1211     /*
1212      * zero status byte.
1213      */
1214     (*pkt->pkt_scbp) = 0;
1215
1216     return (0);
1217 }
1218
1219 int
1220 mr_sas_tbolt_build_sql(struct mrsas_instance *instance,
1221     struct scsa_cmd *acmd,
1222     struct mrsas_cmd *cmd,
1223     Mpi2RaidSCSIIORequest_t *scsi_raid_io,
1224     uint32_t *datalen)
```

```

1223 {
1224     uint32_t          MaxSGEs;
1225     int               sg_to_process;
1226     uint32_t          i, j;
1227     uint32_t          i, j, SGEwords = 0;
1228     uint32_t          numElements, endElement;
1229     Mpi25IeeeSgeChain64_t *ieeeeChainElement = NULL;
1230     Mpi25IeeeSgeChain64_t *scsi_raid_io_sgl_ieeee = NULL;
1231     ddi_acc_handle_t acc_handle =
1232         instance->mpi2_frame_pool_dma_obj.acc_handle;
1233     uint32_t          SGLFlags = 0;
1234
1235     con_log(CL_ANN1, (CE_NOTE,
1236         "chkpnt: Building Chained SGL :%d", __LINE__));
1237
1238     /* Calculate SGE size in number of Words(32bit) */
1239     /* Clear the datalen before updating it. */
1240     *datalen = 0;
1241
1242     SGEwords = sizeof (Mpi25IeeeSgeChain64_t) / 4;
1243
1244     MaxSGEs = instance->max_sge_in_main_msg;
1245
1246     ddi_put16(acc_handle, &scsi_raid_io->SGLFlags,
1247         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1248             &scsi_raid_io->SGLFlags,
1249             MPI2_SGE_FLAGS_64_BIT_ADDRESSING));
1250
1251     /* set data transfer flag. */
1252     // set data transfer flag.
1253     if (acmd->cmd_flags & CFLAG_DMASEND) {
1254         ddi_put32(acc_handle, &scsi_raid_io->Control,
1255             ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1256                 &scsi_raid_io->Control,
1257                 MPI2_SCSIIO_CONTROL_WRITE));
1258     } else {
1259         ddi_put32(acc_handle, &scsi_raid_io->Control,
1260             MPI2_SCSIIO_CONTROL_READ);
1261         ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1262             &scsi_raid_io->Control, MPI2_SCSIIO_CONTROL_READ);
1263     }
1264
1265     numElements = acmd->cmd_cookiecnt;
1266
1267     con_log(CL_DLEVEL1, (CE_NOTE, "[SGE Count]:%x", numElements));
1268
1269     if (numElements > instance->max_num_sge) {
1270         con_log(CL_ANN, (CE_NOTE,
1271             "[Max SGE Count Exceeded]:%x", numElements));
1272         return (numElements);
1273     }
1274
1275     ddi_put8(acc_handle, &scsi_raid_io->RaidContext.numSGE,
1276         (uint8_t)numElements);
1277     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1278         &scsi_raid_io->RaidContext.numSGE, (uint8_t)numElements);
1279
1280     /* set end element in main message frame */
1281     endElement = (numElements <= MaxSGEs) ? numElements : (MaxSGEs - 1);
1282
1283     /* prepare the scatter-gather list for the firmware */
1284     scsi_raid_io_sgl_ieeee =
1285         (Mpi25IeeeSgeChain64_t *)&scsi_raid_io->SGL.IeeeChain;
1286
1287     if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {

```

```

1276     Mpi25IeeeSgeChain64_t *sgl_ptr_end = scsi_raid_io_sgl_ieeee;
1277     sgl_ptr_end += instance->max_sge_in_main_msg - 1;
1278
1279     ddi_put8(acc_handle, &sgl_ptr_end->Flags, 0);
1280     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1281         &sgl_ptr_end->Flags, 0);
1282
1283     for (i = 0; i < endElement; i++, scsi_raid_io_sgl_ieeee++) {
1284         ddi_put64(acc_handle, &scsi_raid_io_sgl_ieeee->Address,
1285             ddi_put64(instance->mpi2_frame_pool_dma_obj.acc_handle,
1286                 &scsi_raid_io_sgl_ieeee->Address,
1287                 acmd->cmd_dmacookies[i].dmac_laddress));
1288
1289         ddi_put32(acc_handle, &scsi_raid_io_sgl_ieeee->Length,
1290             ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1291                 &scsi_raid_io_sgl_ieeee->Length,
1292                 acmd->cmd_dmacookies[i].dmac_size));
1293
1294         ddi_put8(acc_handle, &scsi_raid_io_sgl_ieeee->Flags, 0);
1295         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1296             &scsi_raid_io_sgl_ieeee->Flags, 0);
1297
1298         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1299             if (i == (numElements - 1)) {
1300                 ddi_put8(acc_handle,
1301                     &scsi_raid_io_sgl_ieeee->Flags,
1302                     IEEE_SGE_FLAGS_END_OF_LIST);
1303                 if (i == (numElements - 1))
1304                     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1305                         &scsi_raid_io_sgl_ieeee->Flags, IEEE_SGE_
1306                     );
1307             }
1308         }
1309
1310         *datalen += acmd->cmd_dmacookies[i].dmac_size;
1311
1312     #ifdef DEBUG
1313         con_log(CL_DLEVEL1, (CE_NOTE, "[SGL Address]: %" PRIx64,
1314             con_log(CL_DLEVEL1, (CE_NOTE, "[SGL Address]:%llx",
1315                 scsi_raid_io_sgl_ieeee->Address));
1316         con_log(CL_DLEVEL1, (CE_NOTE, "[SGL Length]:%x",
1317             scsi_raid_io_sgl_ieeee->Length));
1318         con_log(CL_DLEVEL1, (CE_NOTE, "[SGL Flags]:%x",
1319             scsi_raid_io_sgl_ieeee->Flags));
1320     #endif
1321     }
1322
1323     ddi_put8(acc_handle, &scsi_raid_io->ChainOffset, 0);
1324     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1325         &scsi_raid_io->ChainOffset, 0);
1326
1327     /* check if chained SGL required */
1328     if (i < numElements) {
1329         con_log(CL_ANN1, (CE_NOTE, "[Chain Element index]:%x", i));
1330
1331         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1332             uint16_t ioFlags =
1333                 ddi_get16(acc_handle, &scsi_raid_io->IoFlags);
1334             uint16_t ioFlags = ddi_get16(instance->mpi2_frame
1335                 &scsi_raid_io->IoFlags);
1336
1337             if ((ioFlags &
1338                 MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH) !=
1339                 MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH) {

```

```

1326         ddi_put8(acc_handle, &scsi_raid_io->ChainOffset,
1327             (U8)instance->chain_offset_io_req);
1328     } else {
1329         ddi_put8(acc_handle,
1330             if ((ioFlags & MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH
1331                 ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1332                     &scsi_raid_io->ChainOffset, (U8)instance
1333             else
1334                 ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1335                     &scsi_raid_io->ChainOffset, 0);
1336     }
1337     } else {
1338         ddi_put8(acc_handle, &scsi_raid_io->ChainOffset,
1339             (U8)instance->chain_offset_io_req);
1340     } else {
1341         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1342             &scsi_raid_io->ChainOffset, (U8)instance->chain_
1343         }
1344     }
1345     /* prepare physical chain element */
1346     ieeeChainElement = scsi_raid_io_sgl_ieee;
1347
1348     ddi_put8(acc_handle, &ieeeChainElement->NextChainOffset, 0);
1349     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1350         &ieeeChainElement->NextChainOffset, 0);
1351
1352     if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1353         ddi_put8(acc_handle, &ieeeChainElement->Flags,
1354             IEEE_SGE_FLAGS_CHAIN_ELEMENT);
1355     } else {
1356         ddi_put8(acc_handle, &ieeeChainElement->Flags,
1357             if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER)
1358                 ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1359                     &ieeeChainElement->Flags, IEEE_SGE_FLAGS_CHAIN_E
1360             else
1361                 ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1362                     &ieeeChainElement->Flags,
1363                     (IEEE_SGE_FLAGS_CHAIN_ELEMENT |
1364                     MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR));
1365     }
1366
1367     ddi_put32(acc_handle, &ieeeChainElement->Length,
1368         ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1369             &ieeeChainElement->Length,
1370             (sizeof (MPI2_SGE_IO_UNION) * (numElements - i)));
1371
1372     ddi_put64(acc_handle, &ieeeChainElement->Address,
1373         ddi_put64(instance->mpi2_frame_pool_dma_obj.acc_handle,
1374             &ieeeChainElement->Address,
1375             (U64)cmd->sgl_phys_addr);
1376
1377     sg_to_process = numElements - i;
1378
1379     con_log(CL_ANN1, (CE_NOTE,
1380         "[Additional SGE Count]:%x", endElement));
1381
1382     /* point to the chained SGL buffer */
1383     scsi_raid_io_sgl_ieee = (Mpi25IeeeSgeChain64_t *)cmd->sgl;
1384
1385     /* build rest of the SGL in chained buffer */
1386     for (j = 0; j < sg_to_process; j++, scsi_raid_io_sgl_ieee++) {
1387         con_log(CL_DLEVEL3, (CE_NOTE, "[remaining SGL]:%x", i));
1388
1389         ddi_put64(acc_handle, &scsi_raid_io_sgl_ieee->Address,
1390             ddi_put64(instance->mpi2_frame_pool_dma_obj.acc_handle,
1391                 &scsi_raid_io_sgl_ieee->Address,

```

```

1370         acmd->cmd_dmacookies[i].dmac_laddress);
1371
1372         ddi_put32(acc_handle, &scsi_raid_io_sgl_ieee->Length,
1373             ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1374                 &scsi_raid_io_sgl_ieee->Length,
1375                 acmd->cmd_dmacookies[i].dmac_size);
1376
1377         ddi_put8(acc_handle, &scsi_raid_io_sgl_ieee->Flags, 0);
1378         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1379             &scsi_raid_io_sgl_ieee->Flags, 0);
1380
1381         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1382             if (i == (numElements - 1)) {
1383                 ddi_put8(acc_handle,
1384                     &scsi_raid_io_sgl_ieee->Flags,
1385                     IEEE_SGE_FLAGS_END_OF_LIST);
1386             if (i == (numElements - 1))
1387                 ddi_put8(instance->mpi2_frame_pool_dma_o
1388                     &scsi_raid_io_sgl_ieee->Flags, I
1389             }
1390         }
1391
1392         *datalen += acmd->cmd_dmacookies[i].dmac_size;
1393
1394     #if DEBUG
1395         con_log(CL_DLEVEL1, (CE_NOTE,
1396             "[SGL Address]: %" PRIx64,
1397             "[SGL Address]:%llx",
1398             scsi_raid_io_sgl_ieee->Address));
1399         con_log(CL_DLEVEL1, (CE_NOTE,
1400             "[SGL Length]:%x", scsi_raid_io_sgl_ieee->Length));
1401         con_log(CL_DLEVEL1, (CE_NOTE,
1402             "[SGL Flags]:%x", scsi_raid_io_sgl_ieee->Flags));
1403     #endif
1404
1405     i++;
1406 }
1407
1408     return (0);
1409 } /*end of BuildScatterGather */
1410
1411 /*
1412 * build_cmd
1413 */
1414 static struct mrsas_cmd *
1415 struct mrsas_cmd *
1416 mrsas_tbolt_build_cmd(struct mrsas_instance *instance, struct scsi_address *ap,
1417     struct scsi_pkt *pkt, uchar_t *cmd_done)
1418 {
1419     uint8_t fp_possible = 0;
1420     uint32_t index;
1421     uint32_t lba_count = 0;
1422     uint32_t start_lba_hi = 0;
1423     uint32_t start_lba_lo = 0;
1424     ddi_acc_handle_t acc_handle =
1425         instance->mpi2_frame_pool_dma_obj.acc_handle;
1426     uint16_t flags = 0;
1427     uint32_t i, index;
1428     uint32_t context;
1429     uint32_t sge_bytes;
1430     uint8_t ChainOffsetValue;
1431     SGLFlags;
1432     lba_count=0;
1433     start_lba_hi=0;

```

```

1441     uint32_t      start_lba_lo=0;
1442     ddi_acc_handle_t acc_handle;
1443     struct mrsas_cmd *cmd = NULL;
1444     struct scsa_cmd *acmd = PKT2CMD(pkt);
1445     MRSAS_REQUEST_DESCRIPTOR_UNION *ReqDescUnion;
1446     Mpi2RaidSCSIIORequest_t *scsi_raid_io;
1447     Mpi25IeeeSgeChain64_t *scsi_raid_io_sgl_ieee;
1448     uint32_t datalen;
1449     struct IO_REQUEST_INFO io_info;
1450     MR_FW_RAID_MAP_ALL *local_map_ptr;
1451     MR_LD_RAID *raid;
1452     U32 ld;
1453     uint16_t pd_cmd_cdblen;

1454     con_log(CL_DLEVEL1, (CE_NOTE,
1455         "chkpnt: Entered mrsas_tbolt_build_cmd:%d", __LINE__));

1456     /* find out if this is logical or physical drive command. */
1457     acmd->islogical = MRDRV_IS_LOGICAL(ap);
1458     acmd->device_id = MAP_DEVICE_ID(instance, ap);

1459     *cmd_done = 0;

1460     /* get the command packet */
1461     if (! (cmd = get_raid_msg_pkt(instance))) {
1462         return (NULL);
1463     }

1464     index = cmd->index;
1465     ReqDescUnion = mr_sas_get_request_descriptor(instance, index);
1466     ReqDescUnion = mr_sas_get_request_descriptor(instance, index, cmd);
1467     ReqDescUnion->Words = 0;
1468     ReqDescUnion->SCSIIO.SMID = cmd->SMID;
1469     ReqDescUnion->SCSIIO.RequestFlags =
1470         (MPI2_REQ_DESCRIPTOR_FLAGS_LD_IO <<
1471         MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

1472     cmd->request_desc = ReqDescUnion;
1473     cmd->pkt = pkt;
1474     cmd->cmd = acmd;

1475     /* lets get the command directions */
1476     if (acmd->cmd_flags & CFLAG_DMASEND) {
1477         if (acmd->cmd_flags & CFLAG_CONSISTENT) {
1478             (void) ddi_dma_sync(acmd->cmd_dmahandle,
1479                 acmd->cmd_dma_offset, acmd->cmd_dma_len,
1480                 DDI_DMA_SYNC_FORDEV);
1481         }
1482     } else if (acmd->cmd_flags & ~CFLAG_DMASEND) {
1483         if (acmd->cmd_flags & CFLAG_CONSISTENT) {
1484             (void) ddi_dma_sync(acmd->cmd_dmahandle,
1485                 acmd->cmd_dma_offset, acmd->cmd_dma_len,
1486                 DDI_DMA_SYNC_FORCPU);
1487         }
1488     } else {
1489         con_log(CL_ANN, (CE_NOTE, "NO DMA"));
1490         con_log(CL_ANN, (CE_NOTE, "NO DMA\n"));
1491     }

1492     /* get SCSI IO raid message frame pointer */
1493     // get SCSI IO raid message frame pointer
1494     scsi_raid_io = (Mpi2RaidSCSIIORequest_t *)cmd->scsi_io_request;

1495     /* zero out SCSI IO raid message frame */

```

```

1477     bzero(scsi_raid_io, sizeof (Mpi2RaidSCSIIORequest_t));
1478     memset(scsi_raid_io, 0, sizeof (Mpi2RaidSCSIIORequest_t));

1479     /* Set the ldTargetId set by BuildRaidContext() */
1480     ddi_put16(acc_handle, &scsi_raid_io->RaidContext.ldTargetId,
1481         /*Set the ldTargetId set by BuildRaidContext() */
1482         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1483             &scsi_raid_io->RaidContext.ldTargetId,
1484             acmd->device_id);

1485     /* Copy CDB to scsi_io_request message frame */
1486     ddi_rep_put8(acc_handle,
1487         (uint8_t *)pkt->pkt_cdbp, (uint8_t *)scsi_raid_io->CDB.CDB32,
1488         ddi_rep_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1489             (uint8_t *)pkt->pkt_cdbp,
1490             (uint8_t *)scsi_raid_io->CDB.CDB32,
1491             acmd->cmd_cdblen, DDI_DEV_AUTOINCR);

1492     /*
1493      * Just the CDB length, rest of the Flags are zero
1494      * Just the CDB length, rest of the Flags are zero
1495      * This will be modified later.
1496      */
1497     ddi_put16(acc_handle, &scsi_raid_io->IoFlags, acmd->cmd_cdblen);
1498     ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1499         &scsi_raid_io->IoFlags,
1500         acmd->cmd_cdblen);

1501     pd_cmd_cdblen = acmd->cmd_cdblen;

1502     switch (pkt->pkt_cdbp[0]) {
1503     case SCMD_READ:
1504     case SCMD_WRITE:
1505     case SCMD_READ_G1:
1506     case SCMD_WRITE_G1:
1507     case SCMD_READ_G4:
1508     case SCMD_WRITE_G4:
1509     case SCMD_READ_G5:
1510     case SCMD_WRITE_G5:

1511         if (acmd->islogical) {
1512             /* Initialize sense Information */
1513             if (cmd->sense1 == NULL) {
1514                 con_log(CL_ANN, (CE_NOTE, "tbolt_build_cmd: "
1515                     "Sense buffer ptr NULL"));
1516                 con_log(CL_ANN, (CE_NOTE,
1517                     "tbolt_build_cmd: Sense buffer ptr NULL \n"));
1518             }
1519             bzero(cmd->sense1, SENSE_LENGTH);
1520             con_log(CL_DLEVEL2, (CE_NOTE, "tbolt_build_cmd "
1521                 "CDB[0] = %x\n", pkt->pkt_cdbp[0]));
1522             con_log(CL_DLEVEL2, (CE_NOTE,
1523                 "tbolt_build_cmd CDB[0] = %x\n", pkt->pkt_cdbp[0]));

1524             if (acmd->cmd_cdblen == CDB_GROUP0) {
1525                 /* 6-byte cdb */
1526                 if (acmd->cmd_cdblen == CDB_GROUP0) { /* 6-byt
1527                     lba_count = (uint16_t)(pkt->pkt_cdbp[4]);
1528                     start_lba_lo = ((uint32_t)(pkt->pkt_cdbp[3]) |
1529                         ((uint32_t)(pkt->pkt_cdbp[2]) << 8) |
1530                         ((uint32_t)((pkt->pkt_cdbp[1] & 0x1F)
1531                             << 16)));
1532                 } else if (acmd->cmd_cdblen == CDB_GROUP1) {
1533                     /* 10-byte cdb */

```

```

1552     ((uint32_t)((pkt->pkt_cdbp[1] & 0x1F) << 16));
1553 } else if (acmd->cmd_cdblen == CDB_GROUP1) { /* 10-by
1554     lba_count =
1555         (((uint16_t)(pkt->pkt_cdbp[8])) |
1556          ((uint16_t)(pkt->pkt_cdbp[7]) << 8));
1557
1558     start_lba_lo =
1559         (((uint32_t)(pkt->pkt_cdbp[5])) |
1560          ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
1561          ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
1562          ((uint32_t)(pkt->pkt_cdbp[2]) << 24));
1563
1564     } else if (acmd->cmd_cdblen == CDB_GROUP5) {
1565         /* 12-byte cdb */
1566     } else if (acmd->cmd_cdblen == CDB_GROUP5) { /* 12-by
1567         lba_count = (
1568             ((uint32_t)(pkt->pkt_cdbp[9])) |
1569             ((uint32_t)(pkt->pkt_cdbp[8]) << 8) |
1570             ((uint32_t)(pkt->pkt_cdbp[7]) << 16) |
1571             ((uint32_t)(pkt->pkt_cdbp[6]) << 24));
1572
1573         start_lba_lo =
1574             (((uint32_t)(pkt->pkt_cdbp[5])) |
1575              ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
1576              ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
1577              ((uint32_t)(pkt->pkt_cdbp[2]) << 24));
1578
1579         } else if (acmd->cmd_cdblen == CDB_GROUP4) {
1580             /* 16-byte cdb */
1581         } else if (acmd->cmd_cdblen == CDB_GROUP4) { /* 16-by
1582             lba_count = (
1583                 ((uint32_t)(pkt->pkt_cdbp[13])) |
1584                 ((uint32_t)(pkt->pkt_cdbp[12]) << 8) |
1585                 ((uint32_t)(pkt->pkt_cdbp[11]) << 16) |
1586                 ((uint32_t)(pkt->pkt_cdbp[10]) << 24));
1587
1588             start_lba_lo = (
1589                 ((uint32_t)(pkt->pkt_cdbp[9])) |
1590                 ((uint32_t)(pkt->pkt_cdbp[8]) << 8) |
1591                 ((uint32_t)(pkt->pkt_cdbp[7]) << 16) |
1592                 ((uint32_t)(pkt->pkt_cdbp[6]) << 24));
1593
1594             start_lba_hi = (
1595                 ((uint32_t)(pkt->pkt_cdbp[5])) |
1596                 ((uint32_t)(pkt->pkt_cdbp[4]) << 8) |
1597                 ((uint32_t)(pkt->pkt_cdbp[3]) << 16) |
1598                 ((uint32_t)(pkt->pkt_cdbp[2]) << 24));
1599
1600             }
1601
1602             if (instance->tbolt &&
1603                 ((lba_count * 512) > mrsas_tbolt_max_cap_maxxfer)) {
1604                 cmn_err(CE_WARN, " IO SECTOR COUNT exceeds "
1605                     "controller limit 0x%x sectors",
1606                     lba_count);
1607             }
1608
1609             ((lba_count * 512) > mrsas_tbolt_max_cap_maxxfer
1610              cmn_err(CE_WARN, " IO SECTOR COUNT exceeds controller lim
1611
1612             bzero(&io_info, sizeof (struct IO_REQUEST_INFO));
1613             io_info.ldStartBlock = ((uint64_t)start_lba_hi << 32) |
1614                 start_lba_lo;
1615             memset(&io_info, 0, sizeof (struct IO_REQUEST_INFO));
1616             io_info.ldStartBlock = ((uint64_t)start_lba_hi << 32) | start_lb
1617             io_info.numBlocks = lba_count;
1618             io_info.ldTgtId = acmd->device_id;

```

```

1583     if (acmd->cmd_flags & CFLAG_DMASEND)
1584         io_info.isRead = 0;
1585     else
1586         io_info.isRead = 1;
1587
1588     /* Acquire SYNC MAP UPDATE lock */
1589     /*Acquire SYNC MAP UPDATE lock */
1590     mutex_enter(&instance->sync_map_mtx);
1591
1592     local_map_ptr =
1593         instance->ld_map[(instance->map_id & 1)];
1594     local_map_ptr = instance->ld_map[(instance->map_id & 1)];
1595
1596     if ((MR_TargetIdToLdGet(
1597         acmd->device_id, local_map_ptr) >=
1598         MAX_LOGICAL_DRIVES) || !instance->fast_path_io) {
1599         cmn_err(CE_NOTE, "Fast Path NOT Possible, "
1600             "targetId >= MAX_LOGICAL_DRIVES || "
1601             "!instance->fast_path_io");
1602         if ((MR_TargetIdToLdGet(acmd->device_id, local_map_ptr) >= MAX
1603             cmn_err(CE_NOTE,
1604                 "Fast Path NOT Possible, targetId >= MAX_LOGICAL
1605                 fp_possible = 0;
1606                 /* Set Regionlock flags to BYPASS */
1607                 /* io_request->RaidContext.regLockFlags = 0; */
1608                 ddi_put8(acc_handle,
1609                     /* Set Regionlock flags to BYPASS
1610                     io_request->RaidContext.regLockFlags = 0; */
1611                     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1612                         &scsi_raid_io->RaidContext.regLockFlags, 0);
1613         } else {
1614             if (MR_BuildRaidContext(instance, &io_info,
1615                 &scsi_raid_io->RaidContext, local_map_ptr))
1616                 fp_possible = io_info.fpOkForIo;
1617         }
1618
1619         if (!enable_fp)
1620             if (!enable_fp) {
1621                 fp_possible = 0;
1622
1623                 con_log(CL_ANN1, (CE_NOTE, "enable_fp %d "
1624                     "instance->fast_path_io %d fp_possible %d",
1625                 }
1626                 con_log(CL_ANN1, (CE_NOTE,
1627                     "enable_fp %d instance->fast_path_io %d fp_pos
1628                     enable_fp, instance->fast_path_io, fp_possible));
1629
1630                 if (fp_possible) {
1631
1632                     /* Check for DIF enabled LD */
1633                     if (MR_CheckDIF(acmd->device_id, local_map_ptr)) {
1634                         /* Prepare 32 Byte CDB for DIF capable Disk */
1635                         mrsas_tbolt_prepare_cdb(instance,
1636                             scsi_raid_io->CDB.CDB32,
1637                             &io_info, scsi_raid_io, start_lba_lo);
1638                             &io_info,
1639                             scsi_raid_io,
1640                             start_lba_lo);
1641                     } else {
1642                         mrsas_tbolt_set_pd_lba(scsi_raid_io->CDB.CDB32,
1643                             (uint8_t *)&pd_cmd_cdblen,
1644                             io_info.pdBlock, io_info.numBlocks);
1645                         ddi_put16(acc_handle,
1646                             &scsi_raid_io->IoFlags, pd_cmd_cdblen);
1647                         (uint8_t *)&pd_cmd_cdblen, io_info.pdBlock, i

```

```

1651         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1652                  &scsi_raid_io->IoFlags,
1653                  pd_cmd_cdblen);
1633     }

1635     ddi_put8(acc_handle, &scsi_raid_io->Function,
1656     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1657     &scsi_raid_io->Function,
1636     MPI2_FUNCTION_SCSI_IO_REQUEST);

1638     ReqDescUnion->SCSIIO.RequestFlags =
1639     (MPI2_REQ_DESCRIPTOR_FLAGS_HIGH_PRIORITY <<
1640     MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

1642     if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1643         uint8_t regLockFlags = ddi_get8(acc_handle,
1665         uint8_t regLockFlags = ddi_get8(instance->mpi2_f
1644         &scsi_raid_io->RaidContext.regLockFlags);
1645         uint16_t IoFlags = ddi_get16(acc_handle,
1667         uint16_t IoFlags = ddi_get16(instance->mpi2_fram
1646         &scsi_raid_io->IoFlags);

1648         if (regLockFlags == REGION_TYPE_UNUSED)
1649             ReqDescUnion->SCSIIO.RequestFlags =
1650             (MPI2_REQ_DESCRIPTOR_FLAGS_NO_LOCK <<
1651             MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);
1672             (MPI2_REQ_DESCRIPTOR_FLAGS_NO_LOCK

1653         IoFlags |=
1654         MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH;
1655         regLockFlags |=
1656         (MR_RL_FLAGS_GRANT_DESTINATION_CUDA |
1657         MR_RL_FLAGS_SEQ_NUM_ENABLE);
1674         IoFlags |= MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_
1675         regLockFlags |= (MR_RL_FLAGS_GRANT_DESTINATION_C

1659         ddi_put8(acc_handle,
1677         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1660         &scsi_raid_io->ChainOffset, 0);
1661         ddi_put8(acc_handle,
1662         &scsi_raid_io->RaidContext.nsegType,
1663         ((0x01 << MPI2_NSEG_FLAGS_SHIFT) |
1664         MPI2_TYPE_CUDA));
1665         ddi_put8(acc_handle,
1666         &scsi_raid_io->RaidContext.regLockFlags,
1667         regLockFlags);
1668         ddi_put16(acc_handle,
1679         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1680         &scsi_raid_io->RaidContext.n
1681         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1682         &scsi_raid_io->RaidContext.r
1683         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1669         &scsi_raid_io->IoFlags, IoFlags);
1670     }

1672     if ((instance->load_balance_info[
1673     acmd->device_id].loadBalanceFlag) &&
1674     (io_info.isRead)) {
1675         io_info.devHandle =
1676         get_updated_dev_handle(&instance->
1677         load_balance_info[acmd->device_id],
1678         &io_info);
1679         cmd->load_balance_flag |=
1680         MEGASAS_LOAD_BALANCE_FLAG;
1681     } else {
1682         cmd->load_balance_flag &=

```

```

1683         ~MEGASAS_LOAD_BALANCE_FLAG;
1684     }
1687     if ((instance->load_balance_info[acmd->device_id].loadBa
1688     io_info.devHandle = get_updated_dev_handle(&inst
1689     cmd->load_balance_flag |= MEGASAS_LOAD_BALANCE_F
1690     } else
1691     cmd->load_balance_flag &= ~MEGASAS_LOAD_BALANCE_

1686     ReqDescUnion->SCSIIO.DevHandle = io_info.devHandle;
1687     ddi_put16(acc_handle, &scsi_raid_io->DevHandle,
1694     ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1695     &scsi_raid_io->DevHandle,
1688     io_info.devHandle);

1690     } else {
1691         ddi_put8(acc_handle, &scsi_raid_io->Function,
1699         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1700         &scsi_raid_io->Function,
1692         MPI2_FUNCTION_LD_IO_REQUEST);

1694         ddi_put16(acc_handle,
1703         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1695         &scsi_raid_io->DevHandle, acmd->device_id);

1697         ReqDescUnion->SCSIIO.RequestFlags =
1698         (MPI2_REQ_DESCRIPTOR_FLAGS_LD_IO <<
1699         MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

1701         ddi_put16(acc_handle,
1702         &scsi_raid_io->RaidContext.timeoutValue,
1703         local_map_ptr->raidMap.fppdIoTimeoutSec);
1710         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
1711         &scsi_raid_io->RaidContext.timeoutVa

1705         if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
1706             uint8_t regLockFlags = ddi_get8(acc_handle,
1714             uint8_t regLockFlags = ddi_get8(instance->mpi2_f
1707             &scsi_raid_io->RaidContext.regLockFlags);

1709             if (regLockFlags == REGION_TYPE_UNUSED) {
1717             if (regLockFlags == REGION_TYPE_UNUSED)
1710             ReqDescUnion->SCSIIO.RequestFlags =
1711             (MPI2_REQ_DESCRIPTOR_FLAGS_NO_LOCK <<
1712             MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);
1713         }
1719             (MPI2_REQ_DESCRIPTOR_FLAGS_NO_LOCK

1715         regLockFlags |=
1716         (MR_RL_FLAGS_GRANT_DESTINATION_CPU0 |
1717         MR_RL_FLAGS_SEQ_NUM_ENABLE);
1721         regLockFlags |= (MR_RL_FLAGS_GRANT_DESTINATION_C

1719         ddi_put8(acc_handle,
1720         &scsi_raid_io->RaidContext.nsegType,
1721         ((0x01 << MPI2_NSEG_FLAGS_SHIFT) |
1722         MPI2_TYPE_CUDA));
1723         ddi_put8(acc_handle,
1724         &scsi_raid_io->RaidContext.regLockFlags,
1725         regLockFlags);
1723         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1724         &scsi_raid_io->RaidContext.n
1725         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1726         &scsi_raid_io->RaidContext.r
1726     }
1728     } /* Not FP */
1727

```

```

1729      /* Release SYNC MAP UPDATE lock */
1731      /*Release SYNC MAP UPDATE lock */
1730      mutex_exit(&instance->sync_map_mtx);

1733      /*
1734       * Set sense buffer physical address/length in scsi_io_request.
1735       */
1736      ddi_put32(acc_handle, &scsi_raid_io->SenseBufferLowAddress,
1735      /* Set sense buffer physical address/length in scsi_io_request.*/
1736      ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1737      &scsi_raid_io->SenseBufferLowAddress,
1737      cmd->sense_phys_addr1);
1738      ddi_put8(acc_handle, &scsi_raid_io->SenseBufferLength,
1739      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1740      &scsi_raid_io->SenseBufferLength,
1739      SENSE_LENGTH);

1741      /* Construct SGL */
1742      ddi_put8(acc_handle, &scsi_raid_io->SGLOffset0,
1743      /* Construct SGL */
1744      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1745      &scsi_raid_io->SGLOffset0,
1743      offsetof(MPI2_RAID_SCSI_IO_REQUEST, SGL) / 4);

1745      (void) mr_sas_tbolt_build_sgl(instance, acmd, cmd,
1748      mr_sas_tbolt_build_sgl(instance, acmd, cmd,
1746      scsi_raid_io, &datalen);

1748      ddi_put32(acc_handle, &scsi_raid_io->DataLength, datalen);
1751      ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1752      &scsi_raid_io->DataLength, datalen);

1750      break;

1756      }
1757      else {
1751      #ifndef PDSUPPORT      /* if PDSUPPORT, skip break and fall through */
1752      } else {
1753      break;
1754      #endif
1755      }
1756      /* fall through For all non-rd/wr cmds */
1757      default:
1758      switch (pkt->pkt_cdbp[0]) {
1759      case 0x35: { /* SCMD_SYNCHRONIZE_CACHE */
1765      case 0x35: { // SCMD_SYNCHRONIZE_CACHE
1760      return_raid_msg_pkt(instance, cmd);
1761      *cmd_done = 1;
1762      return (NULL);
1763      }

1765      case SCMD_MODE_SENSE:
1766      case SCMD_MODE_SENSE_G1: {
1767      union scsi_cdb *cdbp;
1768      uint16_t page_code;

1770      cdbp = (void *)pkt->pkt_cdbp;
1771      page_code = (uint16_t)cdbp->cdb_un.sg.scsi[0];
1772      switch (page_code) {
1773      case 0x3:
1774      case 0x4:
1775      (void) mrsas_mode_sense_build(pkt);
1776      return_raid_msg_pkt(instance, cmd);
1777      *cmd_done = 1;

```

```

1778      return (NULL);
1779      }
1780      break;
1781      }

1783      default: {
1784      /*
1785       * Here we need to handle PASSTHRU for
1786       * Logical Devices. Like Inquiry etc.
1787       */
1790      /* Here we need to handle PASSTHRU for
1791      Logical Devices. Like Inquiry etc.*/

1789      if (!(acmd->islogical)) {
1793      if(!(acmd->islogical)) {

1791      /* Acquire SYNC MAP UPDATE lock */
1795      /* Acquire SYNC MAP UPDATE lock */
1792      mutex_enter(&instance->sync_map_mtx);

1794      local_map_ptr =
1795      instance->ld_map[(instance->map_id & 1)];
1798      local_map_ptr = instance->ld_map[(instance->map_

1797      ddi_put8(acc_handle, &scsi_raid_io->Function,
1798      MPI2_FUNCTION_SCSI_IO_REQUEST);
1800      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1801      &scsi_raid_io->Function, MPI2_FUNCTION_SCSI_

1800      ReqDescUnion->SCSIIO.RequestFlags =
1801      (MPI2_REQ_DESCRIPTOR_FLAGS_HIGH_PRIORITY <<
1802      MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

1804      ddi_put16(acc_handle, &scsi_raid_io->DevHandle,
1805      local_map_ptr->raidMap.
1806      devHndlInfo[acmd->device_id].curDevHdl);
1807      ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1808      &scsi_raid_io->DevHandle,
1809      local_map_ptr->raidMap.devHndlIn

1809      /* Set regLockFlags to REGION_TYPE_BYPASS */
1810      ddi_put8(acc_handle,
1812      /*Set regLockFlags to REGION_TYPE_BYPASS */
1813      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1811      &scsi_raid_io->RaidContext.regLockFlags, 0);
1812      ddi_put64(acc_handle,
1813      &scsi_raid_io->RaidContext.regLockRowLBA,
1814      0);
1815      ddi_put32(acc_handle,
1816      &scsi_raid_io->RaidContext.regLockLength,
1817      0);
1818      ddi_put8(acc_handle,
1819      &scsi_raid_io->RaidContext.RAIDFlags,
1820      MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD <<
1821      MR_RAID_CTX_RAID_FLAGS_IO_SUB_TYPE_SHIFT);
1822      ddi_put16(acc_handle,
1823      &scsi_raid_io->RaidContext.timeoutValue,
1824      local_map_ptr->raidMap.fpPdIoTimeoutSec);
1825      ddi_put16(acc_handle,
1826      &scsi_raid_io->RaidContext.ldTargetId,
1827      acmd->device_id);
1828      ddi_put8(acc_handle,
1829      ddi_put64(instance->mpi2_frame_pool_dma_obj.acc_
1815      &scsi_raid_io->RaidContext.regLockRowLBA
1816      ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_

```

```

1818         &scsi_raid_io->RaidContext.regLockLength
1819         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1820         MR_RAID_FLAGS_IO_SUB_TYPE_SYSTEM_PD << M
1821         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1822         &scsi_raid_io->RaidContext.timeoutValue, loc
1823         ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1824         &scsi_raid_io->RaidContext.ldTargetId, a
1825         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1829         &scsi_raid_io->LUN[1], acmd->lun);

1831     /* Release SYNC MAP UPDATE lock */
1832     mutex_exit(&instance->sync_map_mtx);

1834 } else {
1835     ddi_put8(acc_handle, &scsi_raid_io->Function,
1836     MPI2_FUNCTION_LD_IO_REQUEST);
1837     ddi_put8(acc_handle,
1838     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1839     &scsi_raid_io->Function, MPI2_FU
1840     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_h
1841     &scsi_raid_io->LUN[1], acmd->lun);
1842     ddi_put16(acc_handle,
1843     ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_
1844     &scsi_raid_io->DevHandle, acmd->device_id);
1845     ReqDescUnion->SCSIIO.RequestFlags =
1846     (MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO <<
1847     MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);
1848     (MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO << MPI2

1846     /*
1847     * Set sense buffer physical address/length in
1848     * scsi_io_request.
1849     */
1850     ddi_put32(acc_handle,
1851     /* Set sense buffer physical address/length in scsi_io_r
1852     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1853     &scsi_raid_io->SenseBufferLowAddress,
1854     cmd->sense_phys_addr1);
1855     ddi_put8(acc_handle,
1856     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1857     &scsi_raid_io->SenseBufferLength, SENSE_LENGTH);

1858     /* Construct SGL */
1859     ddi_put8(acc_handle, &scsi_raid_io->SGLOffset0,
1860     /* Construct SGL */
1861     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
1862     &scsi_raid_io->SGLOffset0,
1863     offsetof(MPI2_RAID_SCSI_IO_REQUEST, SGL) / 4);

1864     (void) mr_sas_tbolt_build_sgl(instance, acmd, cmd,
1865     mr_sas_tbolt_build_sgl(instance, acmd, cmd,
1866     scsi_raid_io, &datalen);

1867     ddi_put32(acc_handle,
1868     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
1869     &scsi_raid_io->DataLength, datalen);

1870     con_log(CL_ANN, (CE_CONT,
1871     "tbolt_build_cmd CDB[0] =%x, TargetID =%x\n",
1872     pkt->pkt_cdbp[0], acmd->device_id));
1873     con_log(CL_DLEVEL1, (CE_CONT,
1874     "data length = %x\n",
1875     scsi_raid_io->DataLength));
1876     con_log(CL_DLEVEL1, (CE_CONT,

```

```

1874         "cdb length = %x\n",
1875         acmd->cmd_cdblen));
1876     }
1877     break;
1878 }

1880 }
1875 #ifdef lint
1876     context = context;
1877 #endif

1882     return (cmd);
1883 }
    unchanged_portion_omitted

1881 void
1882 tbolt_issue_cmd(struct mrsas_cmd *cmd, struct mrsas_instance *instance)
1883 {
1884     MRSAS_REQUEST_DESCRIPTOR_UNION *req_desc = cmd->request_desc;
1885     atomic_add_16(&instance->fw_outstanding, 1);

1887     struct scsi_pkt *pkt;

1889     con_log(CL_ANN1, (CE_NOTE, "tbolt_issue_cmd: cmd->[SMID]=0x%x", cmd->SMID));
1890     con_log(CL_ANN1, (CE_NOTE, "tbolt_issue_cmd: cmd->[SMID]=0x%x", cmd->SMI

1892     con_log(CL_DLEVEL1, (CE_CONT,
1893     " [req desc words] %" PRIx64 " \n", req_desc->Words));
1894     " [req desc words] %llx \n", req_desc->Words));
1895     con_log(CL_DLEVEL1, (CE_CONT,
1896     " [req desc low part] %x \n",
1897     (uint_t)(req_desc->Words & 0xffffffff));
1898     " [req desc low part] %x \n", req_desc->Words));
1899     con_log(CL_DLEVEL1, (CE_CONT,
1900     " [req desc high part] %x \n", (uint_t)(req_desc->Words >> 32));
1901     " [req desc high part] %x \n", (req_desc->Words >> 32));
1902     pkt = cmd->pkt;

1903     if (pkt) {
1904         con_log(CL_ANN1, (CE_CONT, "%llx :TBOLT issue_cmd_ppc:"
1905         "ISSUED CMD TO FW : called : cmd:"
1906         ": %p instance : %p pkt : %p pkt_time : %x\n",
1907         gethrtime(), (void *)cmd, (void *)instance,
1908         (void *)pkt, cmd->drv_pkt_time));
1909         if (instance->adapterresetinprogress) {
1910             cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
1911             con_log(CL_ANN, (CE_NOTE,
1912             "TBOLT Reset the scsi_pkt timer"));
1913         } else {
1914             push_pending_mfi_pkt(instance, cmd);
1915         }
1916     } else {
1917         con_log(CL_ANN1, (CE_CONT, "%llx :TBOLT issue_cmd_ppc:"
1918         "ISSUED CMD TO FW : called : cmd : %p, instance: %p"
1919         "(NO PKT)\n", gethrtime(), (void *)cmd, (void *)instance));
1920     }

1921     /* Issue the command to the FW */
1922     mutex_enter(&instance->reg_write_mtx);
1923     WR_IB_LOW_QPORT((uint32_t)(req_desc->Words), instance);
1924     WR_IB_HIGH_QPORT((uint32_t)(req_desc->Words >> 32), instance);
1925     mutex_exit(&instance->reg_write_mtx);
1926 }

```

```

2028 /*
2029  * issue_cmd_in_sync_mode
2030  */
2031 int
2032 tbolt_issue_cmd_in_sync_mode(struct mrsas_instance *instance,
2033                             struct mrsas_cmd *cmd)
2034 {
2035     int i;
2036     uint32_t msecs = MFI_POLL_TIMEOUT_SECS * MILLISEC;
2037     MRSAS_REQUEST_DESCRIPTOR_UNION *req_desc = cmd->request_desc;

2039     struct mrsas_header *hdr;
2040     hdr = (struct mrsas_header *)&cmd->frame->hdr;

2042     con_log(CL_ANN, (CE_NOTE, "tbolt_issue_cmd_in_sync_mode: cmd->[SMID]=0x%X",
2043                     cmd->SMID));
2044     con_log(CL_ANN, (CE_NOTE, "tbolt_issue_cmd_in_sync_mode: cmd->[SMID]=0x%X",
2045                     cmd->SMID));

2047     if (instance->adapterresetinprogress) {
2048         cmd->drv_pkt_time = ddi_get16
2049             (cmd->frame_dma_obj.acc_handle, &hdr->timeout);
2050         if (cmd->drv_pkt_time < debug_timeout_g)
2051             cmd->drv_pkt_time = (uint16_t)debug_timeout_g;
2052         con_log(CL_ANN, (CE_NOTE, "tbolt_issue_cmd_in_sync_mode: "
2053             "RESET-IN-PROGRESS, issue cmd & return."));
2054         "RESET-IN-PROGRESS, issue cmd & return.\n");
2055         mutex_enter(&instance->reg_write_mtx);
2056         WR_IB_LOW_QPORT((uint32_t)(req_desc->Words), instance);
2057         WR_IB_HIGH_QPORT((uint32_t)(req_desc->Words >> 32), instance);
2058         mutex_exit(&instance->reg_write_mtx);

2060         return (DDI_SUCCESS);
2061     } else {
2062         con_log(CL_ANN1, (CE_NOTE,
2063             "tbolt_issue_cmd_in_sync_mode: pushing the pkt"));
2064         con_log(CL_ANN1, (CE_NOTE, "tbolt_issue_cmd_in_sync_mode: pushin
2065             push_pending_mfi_pkt(instance, cmd);

2067         con_log(CL_DLEVEL2, (CE_NOTE,
2068             "HighQport offset :%p",
2069             (void *)((uintptr_t)(instance->regmap + IB_HIGH_QPORT)));
2070         con_log(CL_DLEVEL2, (CE_NOTE,
2071             "HighQport offset :%lx",
2072             (uint32_t *)((uintptr_t)(instance->regmap + IB_HIGH_QPORT)));
2073         con_log(CL_DLEVEL2, (CE_NOTE,
2074             "LowQport offset :%p",
2075             (void *)((uintptr_t)(instance->regmap + IB_LOW_QPORT)));
2076         con_log(CL_DLEVEL2, (CE_NOTE,
2077             "LowQport offset :%lx",
2078             (uint32_t *)((uintptr_t)(instance->regmap + IB_LOW_QPORT)));

2080         cmd->sync_cmd = MRSAS_TRUE;
2081         cmd->cmd_status = ENODATA;

2083         mutex_enter(&instance->reg_write_mtx);
2084         WR_IB_LOW_QPORT((uint32_t)(req_desc->Words), instance);
2085         WR_IB_HIGH_QPORT((uint32_t)(req_desc->Words >> 32), instance);
2086         mutex_exit(&instance->reg_write_mtx);

2088         con_log(CL_ANN1, (CE_NOTE,
2089             " req desc high part %x", (uint_t)(req_desc->Words >> 32)));
2090         con_log(CL_ANN1, (CE_NOTE, " req desc low part %x",
2091             (uint_t)(req_desc->Words & 0xffffffff)));

```

```

2092     " req desc high part %x \n", (req_desc->Words >> 32)));
2093     con_log(CL_ANN1, (CE_NOTE,
2094         " req desc low part %x \n", req_desc->Words));

2096     mutex_enter(&instance->int_cmd_mtx);
2097     for (i = 0; i < msecs && (cmd->cmd_status == ENODATA); i++) {
2098         cv_wait(&instance->int_cmd_cv, &instance->int_cmd_mtx);
2099     }
2100     mutex_exit(&instance->int_cmd_mtx);

2102     if (i < (msecs - 1)) {
2103         return (DDI_SUCCESS);
2104     } else {
2105         return (DDI_FAILURE);
2106     }

2108     /*
2109     * issue_cmd_in_poll_mode
2110     */
2111     int
2112     tbolt_issue_cmd_in_poll_mode(struct mrsas_instance *instance,
2113                                 struct mrsas_cmd *cmd)
2114     {
2115         int i;
2116         uint16_t flags;
2117         uint32_t msecs = MFI_POLL_TIMEOUT_SECS * MILLISEC;
2118         struct mrsas_header *frame_hdr;

2120         con_log(CL_ANN, (CE_NOTE, "tbolt_issue_cmd_in_poll_mode: cmd->[SMID]=0x%X",
2121             cmd->SMID));
2122         con_log(CL_ANN, (CE_NOTE, "tbolt_issue_cmd_in_poll_mode: cmd->[SMID]=0x%X",
2123             cmd->SMID));

2125         MRSAS_REQUEST_DESCRIPTOR_UNION *req_desc = cmd->request_desc;

2127         frame_hdr = (struct mrsas_header *)&cmd->frame->hdr;
2128         ddi_put8(cmd->frame_dma_obj.acc_handle, &frame_hdr->cmd_status,
2129             MFI_CMD_STATUS_POLL_MODE);
2130         flags = ddi_get16(cmd->frame_dma_obj.acc_handle, &frame_hdr->flags);
2131         flags |= MFI_FRAME_DONT_POST_IN_REPLY_QUEUE;
2132         ddi_put16(cmd->frame_dma_obj.acc_handle, &frame_hdr->flags, flags);

2134         con_log(CL_ANN1, (CE_NOTE, " req desc low part %x",
2135             (uint_t)(req_desc->Words & 0xffffffff)));
2136         con_log(CL_ANN1, (CE_NOTE,
2137             " req desc high part %x", (uint_t)(req_desc->Words >> 32)));
2138         con_log(CL_ANN1, (CE_NOTE,
2139             " req desc low part %x \n", req_desc->Words));
2140         con_log(CL_ANN1, (CE_NOTE,
2141             " req desc high part %x \n", (req_desc->Words >> 32)));

2143         /* issue the frame using inbound queue port */
2144         mutex_enter(&instance->reg_write_mtx);
2145         WR_IB_LOW_QPORT((uint32_t)(req_desc->Words), instance);
2146         WR_IB_HIGH_QPORT((uint32_t)(req_desc->Words >> 32), instance);
2147         mutex_exit(&instance->reg_write_mtx);

2149         for (i = 0; i < msecs && (
2150             ddi_get8(cmd->frame_dma_obj.acc_handle, &frame_hdr->cmd_status)
2151             == MFI_CMD_STATUS_POLL_MODE); i++) {
2152             /* wait for cmd_status to change from 0xFF */
2153             drv_usecwait(MILLISEC); /* wait for 1000 usecs */
2154         }

2156         if (ddi_get8(cmd->frame_dma_obj.acc_handle,

```

```

2146     &frame_hdr->cmd_status) == MFI_CMD_STATUS_POLL_MODE) {
2147         con_log(CL_ANN1, (CE_NOTE,
2148             "cmd failed %" PRIx64, (req_desc->Words)));
2138         "cmd failed %x\n", (req_desc->Words)));
2149         return (DDI_FAILURE);
2150     }
2152     return (DDI_SUCCESS);
2153 }

2155 void
2156 tbolt_enable_intr(struct mrsas_instance *instance)
2157 {
2148     uint32_t      mask;

2158     /* TODO: For Thunderbolt/Invader also clear intr on enable */
2159     /* writel(~0, &regs->outbound_intr_status); */
2160     /* readl(&regs->outbound_intr_status); */
2151     //writel(~0, &regs->outbound_intr_status);
2152     //readl(&regs->outbound_intr_status);

2162     WR_OB_INTR_MASK(~(MFI_FUSION_ENABLE_INTERRUPT_MASK), instance);

2164     /* dummy read to force PCI flush */
2165     (void) RD_OB_INTR_MASK(instance);
2157     mask = RD_OB_INTR_MASK(instance);

2167 }

2169 void
2170 tbolt_disable_intr(struct mrsas_instance *instance)
2171 {
2172     uint32_t mask = 0xFFFFFFFF;
2165     uint32_t status;

2174     WR_OB_INTR_MASK(mask, instance);

2176     /* Dummy readl to force pci flush */

2178     (void) RD_OB_INTR_MASK(instance);
2172     status = RD_OB_INTR_MASK(instance);
2179 }

2182 int
2183 tbolt_intr_ack(struct mrsas_instance *instance)
2184 {
2185     uint32_t      status;

2187     /* check if it is our interrupt */
2188     status = RD_OB_INTR_STATUS(instance);
2189     con_log(CL_ANN1, (CE_NOTE,
2190         "chkpnt: Entered tbolt_intr_ack status = %d", status));
2184     "chkpnt: Entered tbolt_intr_ack status = %d\n", status));

2192     if (!(status & MFI_FUSION_ENABLE_INTERRUPT_MASK)) {
2193         return (DDI_INTR_UNCLAIMED);
2194     }

2196     if (mrsas_check_acc_handle(instance->regmap_handle) != DDI_SUCCESS) {
2197         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
2198         return (DDI_INTR_UNCLAIMED);
2199     }

2201     if ((status & 1) || (status & MFI_FUSION_ENABLE_INTERRUPT_MASK)) {

```

```

2202     /* clear the interrupt by writing back the same value */
2203     WR_OB_INTR_STATUS(status, instance);
2204     /* dummy READ */
2205     (void) RD_OB_INTR_STATUS(instance);
2194     RD_OB_INTR_STATUS(instance);
2206     }
2207     return (DDI_INTR_CLAIMED);
2208 }
    unchanged_portion_omitted

2306 void
2307 mr_sas_tbolt_build_mfi_cmd(struct mrsas_instance *instance,
2308     struct mrsas_cmd *cmd)
2309 {
2310     Mpi2RaidSCSIIORequest_t      *scsi_raid_io;
2311     Mpi25IeeeSgeChain64_t        *scsi_raid_io_sgl_ieee;
2312     MRSAS_REQUEST_DESCRIPTOR_UNION *ReqDescUnion;
2313     uint32_t                      index;
2314     ddi_acc_handle_t acc_handle =
2315         instance->mpi2_frame_pool_dma_obj.acc_handle;

2317     if (!instance->tbolt) {
2318         con_log(CL_ANN, (CE_NOTE, "Not MFA enabled.));
2305         con_log(CL_ANN, (CE_NOTE, "Not MFA enabled.\n"));
2319         return;
2320     }

2322     index = cmd->index;

2324     ReqDescUnion = mr_sas_get_request_descriptor(instance, index);
2311     ReqDescUnion =
2312         mr_sas_get_request_descriptor(instance, index, cmd);

2326     if (!ReqDescUnion) {
2327         con_log(CL_ANN1, (CE_NOTE, "[NULL REQDESC]"));
2315         con_log(CL_ANN1, (CE_NOTE, "[NULL REQDESC]%x");
2328         return;
2329     }

2331     con_log(CL_ANN1, (CE_NOTE, "[SMID]%x", cmd->SMID));

2333     ReqDescUnion->Words = 0;

2335     ReqDescUnion->SCSII0.RequestFlags =
2336         (MPI2_REQ_DESCRIPTOR_FLAGS_SCSI_IO <<
2337             MPI2_REQ_DESCRIPTOR_FLAGS_TYPE_SHIFT);

2339     ReqDescUnion->SCSII0.SMID = cmd->SMID;

2341     cmd->request_desc = ReqDescUnion;

2343     /* get raid message frame pointer */
2331     // get raid message frame pointer
2344     scsi_raid_io = (Mpi2RaidSCSIIORequest_t *)cmd->scsi_io_request;

2346     if (instance->device_id == PCI_DEVICE_ID_LSI_INVADER) {
2347         Mpi25IeeeSgeChain64_t *sgl_ptr_end = (Mpi25IeeeSgeChain64_t *)
2348             &scsi_raid_io->SGL.IeeeChain;
2335         Mpi25IeeeSgeChain64_t *sgl_ptr_end = (Mpi25IeeeSgeChain64_t *)&s
2349         sgl_ptr_end += instance->max_sge_in_main_msg - 1;
2350         ddi_put8(acc_handle, &sgl_ptr_end->Flags, 0);
2337         ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2338             &sgl_ptr_end->Flags, 0);
2351     }

```

```

2353     ddi_put8(acc_handle, &scsi_raid_io->Function,
2341     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2342     &scsi_raid_io->Function,
2354     MPI2_FUNCTION_PASSTHRU_IO_REQUEST);

2356     ddi_put8(acc_handle, &scsi_raid_io->SGLOffset0,
2345     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2346     &scsi_raid_io->SGLOffset0,
2357     offsetof(MPI2_RAID SCSI_IO_REQUEST, SGL) / 4);

2359     ddi_put8(acc_handle, &scsi_raid_io->ChainOffset,
2349     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2350     &scsi_raid_io->ChainOffset,
2360     (U8)offsetof(MPI2_RAID SCSI_IO_REQUEST, SGL) / 16);

2362     ddi_put32(acc_handle, &scsi_raid_io->SenseBufferLowAddress,
2353     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
2354     &scsi_raid_io->SenseBufferLowAddress,
2363     cmd->sense_phys_addr1);

2366     scsi_raid_io_sgl_ieee =
2367     (Mpi2IeeeSgeChain64_t *)&scsi_raid_io->SGL.IeeeChain;

2369     ddi_put64(acc_handle, &scsi_raid_io_sgl_ieee->Address,
2361     ddi_put64(instance->mpi2_frame_pool_dma_obj.acc_handle,
2362     &scsi_raid_io_sgl_ieee->Address,
2370     (U64)cmd->frame_phys_addr);

2372     ddi_put8(acc_handle,
2373     &scsi_raid_io_sgl_ieee->Flags, (IEEE_SGE_FLAGS_CHAIN_ELEMENT |
2365     ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2366     &scsi_raid_io_sgl_ieee->Flags,
2367     (IEEE_SGE_FLAGS_CHAIN_ELEMENT |
2374     MPI2_IEEE_SGE_FLAGS_IOCPLBNTA_ADDR));
2375     /* LSI put hardcoded 1024 instead of MEGASAS_MAX_SZ_CHAIN_FRAME. */
2376     ddi_put32(acc_handle, &scsi_raid_io_sgl_ieee->Length, 1024);
2369     ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
2370     &scsi_raid_io_sgl_ieee->Length, 1024); //MEGASAS_MAX_SZ_CHAIN_FRAME

2378     con_log(CL_ANN1, (CE_NOTE,
2379     "[MFI CMD PHY ADDRESS]:% PRIx64,
2373     "[MFI CMD PHY ADDRESS]:%x",
2380     scsi_raid_io_sgl_ieee->Address));
2381     con_log(CL_ANN1, (CE_NOTE,
2382     "[SGL Length]:%x", scsi_raid_io_sgl_ieee->Length));
2383     con_log(CL_ANN1, (CE_NOTE, "[SGL Flags]:%x",
2384     scsi_raid_io_sgl_ieee->Flags));
2385 }

2388 void
2389 tbolt_complete_cmd(struct mrsas_instance *instance,
2390     struct mrsas_cmd *cmd)
2391 {
2392     uint8_t          status;
2393     uint8_t          extStatus;
2394     uint8_t          arm;
2395     struct scsa_cmd  *acmd;
2396     struct scsi_pkt  *pkt;
2397     struct scsi_arq_status *arqstat;
2398     Mpi2RaidSCSIIORequest_t *scsi_raid_io;
2399     LD_LOAD_BALANCE_INFO *lbinfo;
2400     ddi_acc_handle_t acc_handle =
2401     instance->mpi2_frame_pool_dma_obj.acc_handle;
2394     int i;

```

```

2403     scsi_raid_io = (Mpi2RaidSCSIIORequest_t *)cmd->scsi_io_request;

2405     status = ddi_get8(acc_handle, &scsi_raid_io->RaidContext.status);
2406     extStatus = ddi_get8(acc_handle, &scsi_raid_io->RaidContext.extStatus);
2398     status = ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2399     &scsi_raid_io->RaidContext.status);
2400     extStatus = ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2401     &scsi_raid_io->RaidContext.extStatus);

2408     con_log(CL_DLEVEL3, (CE_NOTE, "status %x", status));
2409     con_log(CL_DLEVEL3, (CE_NOTE, "extStatus %x", extStatus));

2411     if (status != MFI_STAT_OK) {
2412         con_log(CL_ANN, (CE_WARN,
2413         "IO Cmd Failed SMID %x", cmd->SMID));
2414     } else {
2415         con_log(CL_ANN, (CE_NOTE,
2416         "IO Cmd Success SMID %x", cmd->SMID));
2417     }

2419     /* regular commands */

2421     switch (ddi_get8(acc_handle, &scsi_raid_io->Function)) {
2416     switch (ddi_get8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2417     &scsi_raid_io->Function)) {

2423     case MPI2_FUNCTION SCSI_IO_REQUEST : /* Fast Path IO. */
2424         acmd = (struct scsa_cmd *)cmd->cmd;
2425         lbinfo = &instance->load_balance_info[acmd->device_id];

2427         if (cmd->load_balance_flag & MEGASAS_LOAD_BALANCE_FLAG) {
2428             arm = lbinfo->raid1DevHandle[0] ==
2429             scsi_raid_io->DevHandle ? 0 : 1;
2424             arm = lbinfo->raid1DevHandle[0] == scsi_raid_io-

2431             lbinfo->scsi_pending_cmds[arm]--;
2432             cmd->load_balance_flag &= ~MEGASAS_LOAD_BALANCE_FLAG;
2433         }
2434         con_log(CL_DLEVEL3, (CE_NOTE,
2435         "FastPath IO Completion Success "));
2436         /* FALLTHRU */

2438     case MPI2_FUNCTION_LD_IO_REQUEST : { /* Regular Path IO. */
2432     case MPI2_FUNCTION_LD_IO_REQUEST : { // Regular Path IO.
2439         acmd = (struct scsa_cmd *)cmd->cmd;
2440         pkt = (struct scsi_pkt *)CMD2PKT(acmd);

2442         if (acmd->cmd_flags & CFLAG_DMAVALID) {
2443             if (acmd->cmd_flags & CFLAG_CONSISTENT) {
2444                 (void) ddi_dma_sync(acmd->cmd_dmahandle,
2445                 acmd->cmd_dma_offset, acmd->cmd_dma_len,
2446                 acmd->cmd_dma_offset,
2447                 acmd->cmd_dma_len,
2448                 DDI_DMA_SYNC_FORCPU);
2447             }
2448         }

2450         pkt->pkt_reason = CMD_CMPLT;
2451         pkt->pkt_statistics = 0;
2452         pkt->pkt_state = STATE_GOT_BUS | STATE_GOT_TARGET |
2453         STATE_SENT_CMD | STATE_XFERRED_DATA | STATE_GOT_STATUS;
2447         pkt->pkt_state = STATE_GOT_BUS
2448         | STATE_GOT_TARGET | STATE_SENT_CMD
2449         | STATE_XFERRED_DATA | STATE_GOT_STATUS;

```

```

2455 con_log(CL_ANN, (CE_CONT, " CDB[0] = %x completed for %s: "
2456 "size %lx SMID %x cmd_status %x", pkt->pkt_cdbp[0],
2457 " CDB[0] = %x completed for %s: size %lx SMID %x cmd
2458 pkt->pkt_cdbp[0],
2459 ((acmd->islogical) ? "LD" : "PD"),
2460 acmd->cmd_dmacount, cmd->SMID, status));
2461
2462 if (pkt->pkt_cdbp[0] == SCMD_INQUIRY) {
2463     struct scsi_inquiry *inq;
2464
2465     if (acmd->cmd_dmacount != 0) {
2466         bp_mapin(acmd->cmd_buf);
2467         inq = (struct scsi_inquiry *)
2468             acmd->cmd_buf->b_un.b_addr;
2469
2470         /* don't expose physical drives to OS */
2471         if (acmd->islogical &&
2472             (status == MFI_STAT_OK)) {
2473             display_scsi_inquiry((caddr_t)inq);
2474             display_scsi_inquiry(
2475                 (caddr_t)inq);
2476         }
2477     }
2478     #ifdef PDSUPPORT
2479     } else if ((status == MFI_STAT_OK) &&
2480                inq->inq_dtype == DTYPE_DIRECT) {
2481         display_scsi_inquiry((caddr_t)inq);
2482         else if ((status ==
2483                 MFI_STAT_OK) && inq->inq_dtype ==
2484                 DTYPE_DIRECT) {
2485             display_scsi_inquiry(
2486                 (caddr_t)inq);
2487         }
2488     }
2489     #endif
2490 } else {
2491     else {
2492         /* for physical disk */
2493         status = MFI_STAT_DEVICE_NOT_FOUND;
2494         status =
2495             MFI_STAT_DEVICE_NOT_FOUND;
2496     }
2497 }
2498
2499 switch (status) {
2500 case MFI_STAT_OK:
2501     pkt->pkt_scbp[0] = STATUS_GOOD;
2502     break;
2503 case MFI_STAT_LD_CC_IN_PROGRESS:
2504 case MFI_STAT_LD_RECON_IN_PROGRESS:
2505     pkt->pkt_scbp[0] = STATUS_GOOD;
2506     break;
2507 case MFI_STAT_LD_INIT_IN_PROGRESS:
2508     pkt->pkt_reason = CMD_TRAN_ERR;
2509     break;
2510 case MFI_STAT_SCSI_IO_FAILED:
2511     cmn_err(CE_WARN, "tbolt_complete_cmd: scsi_io failed");
2512     pkt->pkt_reason = CMD_TRAN_ERR;
2513     break;
2514 case MFI_STAT_SCSI_DONE_WITH_ERROR:
2515     con_log(CL_ANN, (CE_WARN,
2516         "tbolt_complete_cmd: scsi_done with error"));
2517
2518     pkt->pkt_reason = CMD_CMPLT;
2519     ((struct scsi_status *)pkt->pkt_scbp)->sts_chk = 1;

```

```

2508 ((struct scsi_status *)
2509     pkt->pkt_scbp)->sts_chk = 1;
2510
2511 if (pkt->pkt_cdbp[0] == SCMD_TEST_UNIT_READY) {
2512     con_log(CL_ANN,
2513         (CE_WARN, "TEST_UNIT_READY fail"));
2514     con_log(CL_ANN, (CE_WARN, "TEST_UNIT_REA
2515 } else {
2516     pkt->pkt_state |= STATE_ARQ_DONE;
2517     arqstat = (void *) (pkt->pkt_scbp);
2518     arqstat->sts_rqpkt_reason = CMD_CMPLT;
2519     arqstat->sts_rqpkt_resid = 0;
2520     arqstat->sts_rqpkt_state |=
2521         STATE_GOT_BUS | STATE_GOT_TARGET
2522         | STATE_SENT_CMD
2523         | STATE_XFERRED_DATA;
2524     *(uint8_t *) &arqstat->sts_rqpkt_status =
2525         STATUS_GOOD;
2526     con_log(CL_ANN1,
2527         (CE_NOTE, "Copying Sense data %x",
2528             con_log(CL_ANN1, (CE_NOTE,
2529                 "Copying Sense data %x",
2530                 cmd->SMID));
2531
2532     ddi_rep_get8(acc_handle,
2533         (uint8_t *) &(arqstat->sts_sensedata),
2534         ddi_rep_get8(
2535             instance->
2536             mpi2_frame_pool_dma_obj.acc_handle,
2537             (uint8_t *)
2538             &(arqstat->sts_sensedata),
2539             cmd->sense1,
2540             sizeof (struct scsi_extended_sense),
2541             DDI_DEV_AUTOINCR);
2542
2543     }
2544     break;
2545     case MFI_STAT_LD_OFFLINE:
2546         cmn_err(CE_WARN,
2547             "tbolt_complete_cmd: ld offline "
2548             "CDB[0]=0x%x targetId=0x%x devhandle=0x%x",
2549             /* UNDO: */
2550             ddi_get8(acc_handle, &scsi_raid_io->CDB.CDB32[0]),
2551
2552             ddi_get16(acc_handle,
2553                 &scsi_raid_io->RaidContext.ldTargetId),
2554
2555             ddi_get16(acc_handle, &scsi_raid_io->DevHandle));
2556
2557         "CDB[0]=0x%x targetId=0x%x devhandle=0x%x"
2558         ddi_get8(instance->mpi2_frame_pool_dma_o
2559         ddi_get16(instance->mpi2_frame_pool_dma
2560         ddi_get16(instance->mpi2_frame_pool_dma
2561
2562         pkt->pkt_reason = CMD_DEV_GONE;
2563         pkt->pkt_statistics = STAT_DISCON;
2564         break;
2565     case MFI_STAT_DEVICE_NOT_FOUND:
2566         con_log(CL_ANN, (CE_CONT,
2567             "tbolt_complete_cmd: device not found error"));
2568         pkt->pkt_reason = CMD_DEV_GONE;
2569         pkt->pkt_statistics = STAT_DISCON;
2570         break;
2571
2572     case MFI_STAT_LD_LBA_OUT_OF_RANGE:
2573         pkt->pkt_state |= STATE_ARQ_DONE;
2574         pkt->pkt_reason = CMD_CMPLT;

```

```

2557      ((struct scsi_status *)pkt->pkt_scbp)->sts_chk = 1;
2559      ((struct scsi_status *)
2560       pkt->pkt_scbp)->sts_chk = 1;

2559      arqstat = (void *) (pkt->pkt_scbp);
2560      arqstat->sts_rqpkt_reason = CMD_CMPLT;
2561      arqstat->sts_rqpkt_resid = 0;
2562      arqstat->sts_rqpkt_state |= STATE_GOT_BUS
2563      | STATE_GOT_TARGET | STATE_SENT_CMD
2564      | STATE_XFERRED_DATA;
2565      *(uint8_t *)&arqstat->sts_rqpkt_status = STATUS_GOOD;
2566      *(uint8_t *)&arqstat->sts_rqpkt_status =
2567      STATUS_GOOD;

2567      arqstat->sts_sensedata.es_valid = 1;
2568      arqstat->sts_sensedata.es_key = KEY_ILLEGAL_REQUEST;
2569      arqstat->sts_sensedata.es_class = CLASS_EXTENDED_SENSE;
2572      arqstat->sts_sensedata.es_key =
2573      KEY_ILLEGAL_REQUEST;
2574      arqstat->sts_sensedata.es_class =
2575      CLASS_EXTENDED_SENSE;

2571      /*
2572      * LOGICAL BLOCK ADDRESS OUT OF RANGE:
2573      * ASC: 0x21h; ASCQ: 0x00h;
2574      */
2575      arqstat->sts_sensedata.es_add_code = 0x21;
2576      arqstat->sts_sensedata.es_qual_code = 0x00;
2577      break;
2578      case MFI_STAT_INVALID_CMD:
2579      case MFI_STAT_INVALID_DCMD:
2580      case MFI_STAT_INVALID_PARAMETER:
2581      case MFI_STAT_INVALID_SEQUENCE_NUMBER:
2582      default:
2583      cmn_err(CE_WARN, "tbolt_complete_cmd: Unknown status!");
2584      pkt->pkt_reason = CMD_TRAN_ERR;

2586      break;
2587      }

2589      atomic_add_16(&instance->fw_outstanding, (-1));

2591      (void) mrsas_common_check(instance, cmd);
2592      if (acmd->cmd_dmahandle) {
2593      if (mrsas_check_dma_handle(acmd->cmd_dmahandle) !=
2594      DDI_SUCCESS) {
2595      ddi_fm_service_impact(instance->dip,
2596      DDI_SERVICE_UNAFFECTED);
2597      pkt->pkt_reason = CMD_TRAN_ERR;
2598      pkt->pkt_statistics = 0;
2599      }
2600      }

2602      /* Call the callback routine */
2603      if (((pkt->pkt_flags & FLAG_NOINTR) == 0) && pkt->pkt_comp)
2604      if (((pkt->pkt_flags & FLAG_NOINTR) == 0) &&
2605      pkt->pkt_comp) {
2606      (*pkt->pkt_comp)(pkt);
2607      }

2606      con_log(CL_ANN1, (CE_NOTE, "Free smid %x", cmd->SMID));

2608      ddi_put8(acc_handle, &scsi_raid_io->RaidContext.status, 0);
2609      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2610      &scsi_raid_io->RaidContext.status, 0);

```

```

2610      ddi_put8(acc_handle, &scsi_raid_io->RaidContext.extStatus, 0);
2608      ddi_put8(instance->mpi2_frame_pool_dma_obj.acc_handle,
2609      &scsi_raid_io->RaidContext.extStatus, 0);

2612      return_raid_msg_pkt(instance, cmd);
2613      break;
2614      }
2615      case MPI2_FUNCTION_PASSTHRU_IO_REQUEST: /* MFA command. */
2616      case MPI2_FUNCTION_PASSTHRU_IO_REQUEST: // MFA command.

2617      if (cmd->frame->dcmd.opcode == MR_DCMD_LD_MAP_GET_INFO &&
2618      cmd->frame->dcmd.mbox.b[1] == 1) {
2616      if (cmd->frame->dcmd.opcode
2617      == MR_DCMD_LD_MAP_GET_INFO &&
2618      cmd->frame->dcmd.mbox.b[1]
2619      == 1) {

2620      mutex_enter(&instance->sync_map_mtx);

2622      con_log(CL_ANN, (CE_NOTE,
2623      "LDMAP sync command SMID RECEIVED 0x%X",
2624      cmd->SMID));
2625      if (cmd->frame->hdr.cmd_status != 0) {
2626      cmn_err(CE_WARN,
2627      "map sync failed, status = 0x%x.",
2628      cmd->frame->hdr.cmd_status);
2629      } else {
2630      "map sync failed, status = 0x%x.\n", cmd-
2631      } else {
2632      instance->map_id++;
2633      cmn_err(CE_NOTE,
2634      "map sync received, switched map_id to %"
2635      PRIu64 " \n", instance->map_id);
2636      "map sync received, switched map_id to %"

2636      if (MR_ValidateMapInfo(instance->ld_map[
2637      (instance->map_id & 1)],
2638      instance->load_balance_info)) {
2639      if (MR_ValidateMapInfo(instance->ld_map[(instance->map_i
2640      instance->fast_path_io = 1;
2641      } else {
2642      instance->fast_path_io = 0;
2643      }

2644      con_log(CL_ANN, (CE_NOTE,
2645      "instance->fast_path_io %d",
2646      instance->fast_path_io));
2647      "instance->fast_path_io %d \n", instance->fast_pa

2648      instance->unroll.syncCmd = 0;

2650      if (instance->map_update_cmd == cmd) {
2651      if (instance->map_update_cmd == cmd) {
2652      return_raid_msg_pkt(instance, cmd);
2653      atomic_add_16(&instance->fw_outstanding, (-1));
2654      (void) mrsas_tbolt_sync_map_info(instance);
2655      mrsas_tbolt_sync_map_info(instance);
2656      }

2656      cmn_err(CE_NOTE, "LDMAP sync completed.");
2657      cmn_err(CE_NOTE, "LDMAP sync completed.\n");
2658      mutex_exit(&instance->sync_map_mtx);
2659      break;

```

```

2659     }

2661     if (cmd->frame->dcmd.opcode == MR_DCMD_CTRL_EVENT_WAIT) {
2662         con_log(CL_ANN1, (CE_CONT,
2663             "AEN command SMID RECEIVED 0x%X",
2664             cmd->SMID));
2665         if ((instance->aen_cmd == cmd) &&
2666             (instance->aen_cmd->abort_aen)) {
2667             con_log(CL_ANN, (CE_WARN, "mrsas_softintr: "
2668                 con_log(CL_ANN, (CE_WARN,
2669                     "mrsas_softintr: "
2670                     "aborted_aen returned"));
2671             } else {
2672             }
2673         }
2674         atomic_add_16(&instance->fw_outstanding, (-1));
2675         service_mfi_aen(instance, cmd);
2676     }
2677 }

2678     if (cmd->sync_cmd == MRSAS_TRUE) {
2679         if (cmd->sync_cmd == MRSAS_TRUE ) {
2680             con_log(CL_ANN1, (CE_CONT,
2681                 "Sync-mode Command Response SMID RECEIVED 0x%X",
2682                 cmd->SMID));
2683             tbolt_complete_cmd_in_sync_mode(instance, cmd);
2684         } else {
2685         }
2686         else
2687         {
2688             con_log(CL_ANN, (CE_CONT,
2689                 "tbolt_complete_cmd: Wrong SMID RECEIVED 0x%X",
2690                 cmd->SMID));
2691             break;
2692         }
2693     default:
2694         mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
2695         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
2696     /* free message */
2697     con_log(CL_ANN,
2698         (CE_NOTE, "tbolt_complete_cmd: Unknown Type!!!!!!"));
2699     con_log(CL_ANN, (CE_NOTE, "tbolt_complete_cmd: Unknown Type!!!!
2700     break;
2701 }

2702 uint_t
2703 mr_sas_tbolt_process_outstanding_cmd(struct mrsas_instance *instance)
2704 {
2705     uint8_t             replyType;
2706     Mpi2SCSIIOSuccessReplyDescriptor_t *replyDesc;
2707     Mpi2ReplyDescriptorsUnion_t *desc;
2708     uint16_t            smid;
2709     union desc_value    d_val;
2710     struct mrsas_cmd     *cmd;
2711     uint32_t            i;
2712     Mpi2RaidSCSIIORequest_t *scsi_raid_io;
2713     uint8_t             status;

2714     struct mrsas_header *hdr;
2715     struct scsi_pkt     *pkt;

2716     (void) ddi_dma_sync(instance->reply_desc_dma_obj.dma_handle,

```

```

2717     0, 0, DDI_DMA_SYNC_FORDEV);
2718     (void) ddi_dma_sync(instance->reply_desc_dma_obj.dma_handle,
2719         0, 0, DDI_DMA_SYNC_FORCPU);
2720     desc = instance->reply_frame_pool;
2721     desc += instance->reply_read_index;
2722     replyDesc = (MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR *)desc;
2723     replyType = replyDesc->ReplyFlags &
2724         MPI2_RPY_DESCRIPTOR_FLAGS_TYPE_MASK;
2725     if (replyType == MPI2_RPY_DESCRIPTOR_FLAGS_UNUSED)
2726         return (DDI_INTR_UNCLAIMED);
2727     if (mrsas_check_dma_handle(instance->mfi_internal_dma_obj.dma_handle)
2728         != DDI_SUCCESS) {
2729         mrsas_fm_ereport(instance, DDI_FM_DEVICE_NO_RESPONSE);
2730         ddi_fm_service_impact(instance->dip, DDI_SERVICE_LOST);
2731         con_log(CL_ANN1,
2732             (CE_WARN, "mr_sas_tbolt_process_outstanding_cmd(): "
2733                 "FMA check, returning DDI_INTR_UNCLAIMED"));
2734         return (DDI_INTR_CLAIMED);
2735     }
2736     con_log(CL_ANN1, (CE_NOTE, "Reply Desc = %llx Words = %llx \n",
2737         desc, desc->Words));
2738     con_log(CL_ANN1, (CE_NOTE, "Reply Desc = %p Words = %" PRIx64,
2739         (void *)desc, desc->Words));
2740     d_val.word = desc->Words;

2741     /* Read Reply descriptor */
2742     while ((d_val.u1.low != 0xffffffff) &&
2743         (d_val.u1.high != 0xffffffff)) {
2744         (void) ddi_dma_sync(instance->reply_desc_dma_obj.dma_handle,
2745             0, 0, DDI_DMA_SYNC_FORCPU);
2746         smid = replyDesc->SMID;
2747         if (!smid || smid > instance->max_fw_cmds + 1) {
2748             con_log(CL_ANN1, (CE_NOTE,
2749                 "Reply Desc at Break = %p Words = %" PRIx64,
2750                 (void *)desc, desc->Words));
2751             "Reply Desc at Break = %llx Words = %llx \n",
2752             desc, desc->Words));
2753             break;
2754         }
2755         cmd = instance->cmd_list[smid - 1];
2756         if (!cmd) {
2757             con_log(CL_ANN1, (CE_NOTE, "mr_sas_tbolt_process_"
2758                 "outstanding_cmd: Invalid command "
2759                 "or Poll commad Received in completion path"));
2760         } else {
2761             if (!cmd) {
2762                 con_log(CL_ANN1, (CE_NOTE,
2763                     "mr_sas_tbolt_process_outstanding_cmd: Invalid c
2764                     "or Poll commad Received in completion path\n")
2765             }
2766             else {
2767                 mutex_enter(&instance->cmd_pend_mtx);
2768                 if (cmd->sync_cmd == MRSAS_TRUE) {
2769                     hdr = (struct mrsas_header *)&cmd->frame->hdr;

```

```

2768         if (hdr) {
2769             con_log(CL_ANN1, (CE_NOTE, "mr_sas_"
2770                 "tbolt_process_outstanding_cmd:"
2771                 " mlist_del_init(&cmd->list)."));
2772             con_log(CL_ANN1, (CE_NOTE,
2773                 "mr_sas_tbolt_process_outstandin
2774                 " mlist_del_init(&cmd->list).\n"
2775                 mlist_del_init(&cmd->list);
2776         } else {
2777             pkt = cmd->pkt;
2778             if (pkt) {
2779                 con_log(CL_ANN1, (CE_NOTE, "mr_sas_"
2780                     "tbolt_process_outstanding_cmd:"
2781                     " mlist_del_init(&cmd->list)."));
2782                 con_log(CL_ANN1, (CE_NOTE,
2783                     "mr_sas_tbolt_process_ou
2784                     " mlist_del_init(&cmd->li
2785                     mlist_del_init(&cmd->list);
2786             }
2787         }
2788         mutex_exit(&instance->cmd_pend_mtx);
2789         tbolt_complete_cmd(instance, cmd);
2790     }
2791     /* set it back to all 1s. */
2792     desc->Words = -1LL;
2793     // set it back to all 0xffffffff.
2794     desc->Words = (uint64_t)-0;
2795
2796     instance->reply_read_index++;
2797
2798     if (instance->reply_read_index >= (instance->reply_q_depth)) {
2799         con_log(CL_ANN1, (CE_NOTE, "wrap around"));
2800         instance->reply_read_index = 0;
2801     }
2802
2803     /* Get the next reply descriptor */
2804     if (!instance->reply_read_index)
2805         desc = instance->reply_frame_pool;
2806     else
2807         desc++;
2808
2809     replyDesc = (MPI2_SCSI_IO_SUCCESS_REPLY_DESCRIPTOR *)desc;
2810
2811     d_val.word = desc->Words;
2812
2813     con_log(CL_ANN1, (CE_NOTE,
2814         "Next Reply Desc = %p Words = %" PRIx64,
2815         (void *)desc, desc->Words));
2816     "Next Reply Desc = %llx Words = %llx\n",
2817     desc, desc->Words));
2818
2819     replyType = replyDesc->ReplyFlags &
2820     MPI2_RPY_DESCRIPTOR_FLAGS_TYPE_MASK;
2821
2822     if (replyType == MPI2_RPY_DESCRIPTOR_FLAGS_UNUSED)
2823         break;
2824
2825 } /* End of while loop. */
2826
2827 /* update replyIndex to FW */
2828 WR_MPI2_REPLY_POST_INDEX(instance->reply_read_index, instance);

```

```

2824         (void) ddi_dma_sync(instance->reply_desc_dma_obj.dma_handle,
2825             0, 0, DDI_DMA_SYNC_FORDEV);
2826
2827         (void) ddi_dma_sync(instance->reply_desc_dma_obj.dma_handle,
2828             0, 0, DDI_DMA_SYNC_FORCPU);
2829         return (DDI_INTR_CLAIMED);
2830     }
2831     unchanged_portion_omitted
2832
2833     /*
2834     * mrsas_tbolt_get_ld_map_info - Returns ld_map structure
2835     * instance: Adapter soft state
2836     * Issues an internal command (DCMD) to get the FW's controller PD
2837     * list structure. This information is mainly used to find out SYSTEM
2838     * supported by the FW.
2839     */
2840     int
2841     mrsas_tbolt_get_ld_map_info(struct mrsas_instance *instance)
2842     {
2843         int ret = 0;
2844         struct mrsas_cmd *cmd = NULL;
2845         struct mrsas_dcmd_frame *dcmd;
2846         MR_FW_RAID_MAP_ALL *ci;
2847         uint32_t ci_h = 0;
2848         U32 size_map_info;
2849
2850         cmd = get_raid_msg_pkt(instance);
2851
2852         if (cmd == NULL) {
2853             cmn_err(CE_WARN,
2854                 "Failed to get a cmd from free-pool in get_ld_map_info()");
2855             return (DDI_FAILURE);
2856         }
2857
2858         dcmd = &cmd->frame->dcmd;
2859
2860         size_map_info = sizeof (MR_FW_RAID_MAP) +
2861             (sizeof (MR_LD_SPAN_MAP) *
2862             (MAX_LOGICAL_DRIVES - 1));
2863
2864         con_log(CL_ANN, (CE_NOTE,
2865             "size_map_info : 0x%x", size_map_info));
2866
2867         ci = instance->ld_map[(instance->map_id & 1)];
2868         ci_h = instance->ld_map_phy[(instance->map_id & 1)];
2869
2870         if (!ci) {
2871             cmn_err(CE_WARN, "Failed to alloc mem for ld_map_info");
2872             cmn_err(CE_WARN,
2873                 "Failed to alloc mem for ld_map_info");
2874             return_raid_msg_pkt(instance, cmd);
2875             return (-1);
2876         }
2877
2878         bzero(ci, sizeof (*ci));
2879         bzero(dcmd->mbox.b, DCMD_MBOX_SZ);
2880         memset(ci, 0, sizeof (*ci));
2881         memset(dcmd->mbox.b, 0, DCMD_MBOX_SZ);
2882
2883         dcmd->cmd = MFI_CMD_OP_DCMD;
2884         dcmd->cmd_status = 0xFF;
2885         dcmd->sge_count = 1;
2886         dcmd->flags = MFI_FRAME_DIR_READ;
2887         dcmd->timeout = 0;
2888         dcmd->pad_0 = 0;

```

```

2916 dcmd->data_xfer_len = size_map_info;
2917 dcmd->opcode = MR_DCMD_LD_MAP_GET_INFO;
2918 dcmd->sgl.sge32[0].phys_addr = ci_h;
2919 dcmd->sgl.sge32[0].length = size_map_info;

2922 mr_sas_tbolt_build_mfi_cmd(instance, cmd);

2924 if (!instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
2925     ret = 0;
2926     con_log(CL_ANN1, (CE_NOTE, "Get LD Map Info success"));
2918     con_log(CL_ANN1, (CE_NOTE,
2919         "Get LD Map Info success\n"));
2927 } else {
2928     cmn_err(CE_WARN, "Get LD Map Info failed");
2921     cmn_err(CE_WARN,
2922         "Get LD Map Info failed\n");
2929     ret = -1;
2930 }

2932 return_raid_msg_pkt(instance, cmd);

2934 return (ret);
2935 }
    unchanged_portion_omitted

2954 /*
2948 /**
2955  * mrsas_tbolt_command_create - Create command for fast path.
2956  * @io_info: MegaRAID IO request packet pointer.
2957  * @ref_tag: Reference tag for RD/WRPROTECT
2958  *
2959  * Create the command for fast path.
2960  */
2961 void
2962 mrsas_tbolt_prepare_cdb(struct mrsas_instance *instance, U8 cdb[],
2963     struct IO_REQUEST_INFO *io_info, Mpi2RaidSCSIIORequest_t *scsi_io_request,
2964     U32 ref_tag)
2956 mrsas_tbolt_prepare_cdb(struct mrsas_instance *instance, U8 cdb[], struct IO_REQU
2965 {
2966     uint16_t          EEDPFlags;
2967     uint32_t          Control;
2968     ddi_acc_handle_t acc_handle =
2969         instance->mpi2_frame_pool_dma_obj.acc_handle;
2960     // Prepare 32-byte CDB if DIF is supported on this device
2961     con_log(CL_ANN, (CE_NOTE, "Prepare DIF CDB\n"));

2971 /* Prepare 32-byte CDB if DIF is supported on this device */
2972 con_log(CL_ANN, (CE_NOTE, "Prepare DIF CDB"));
2963 memset(cdb, 0, 32);

2974 bzero(cdb, 32);

2976 cdb[0] = MRSAS_SCSI_VARIABLE_LENGTH_CMD;

2979 cdb[7] = MRSAS_SCSI_ADDL_CDB_LEN;

2981 if (io_info->isRead)
2970 if (io_info->isRead) {
2982     cdb[9] = MRSAS_SCSI_SERVICE_ACTION_READ32;
2983 }
2972 }
2973 else {
2984     cdb[9] = MRSAS_SCSI_SERVICE_ACTION_WRITE32;
2975 }

```

```

2986 /* Verify within linux driver, set to MEGASAS_RD_WR_PROTECT_CHECK_ALL */
2987 cdb[10] = MRSAS_RD_WR_PROTECT;
2977 cdb[10] = MRSAS_RD_WR_PROTECT; // Verify with in linux driver, set to M

2989 /* LOGICAL BLOCK ADDRESS */
2990 cdb[12] = (U8)((((io_info->pdBlock) >> 56) & 0xff));
2991 cdb[13] = (U8)((((io_info->pdBlock) >> 48) & 0xff));
2992 cdb[14] = (U8)((((io_info->pdBlock) >> 40) & 0xff));
2993 cdb[15] = (U8)((((io_info->pdBlock) >> 32) & 0xff));
2994 cdb[16] = (U8)((((io_info->pdBlock) >> 24) & 0xff));
2995 cdb[17] = (U8)((((io_info->pdBlock) >> 16) & 0xff));
2996 cdb[18] = (U8)((((io_info->pdBlock) >> 8) & 0xff));
2997 cdb[19] = (U8)((((io_info->pdBlock) & 0xff));

2999 /* Logical block reference tag */
3000 ddi_put32(acc_handle, &scsi_io_request->CDB.EEDP32.PrimaryReferenceTag,
3001     BE_32(ref_tag));
2990 ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
2991     &scsi_io_request->CDB.EEDP32.PrimaryReferenceTag,
2992     BIG_ENDIAN(ref_tag));

3003 ddi_put16(acc_handle,
3004     &scsi_io_request->CDB.EEDP32.PrimaryApplicationTagMask, 0xffff);
2994 ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
2995     &scsi_io_request->CDB.EEDP32.PrimaryApplicationTagMask,
2996     0xffff);

3006 ddi_put32(acc_handle, &scsi_io_request->DataLength,
2998 ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
2999     &scsi_io_request->DataLength,
3000     ((io_info->numBlocks)*512));
3007 /* Specify 32-byte cdb */
3008 ddi_put16(acc_handle, &scsi_io_request->IoFlags, 32);
3009 ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
3001     &scsi_io_request->IoFlags, 32); /* Specify 32-byte cdb */
3002

3011 /* Transfer length */
3012 cdb[28] = (U8)((((io_info->numBlocks) >> 24) & 0xff));
3013 cdb[29] = (U8)((((io_info->numBlocks) >> 16) & 0xff));
3014 cdb[30] = (U8)((((io_info->numBlocks) >> 8) & 0xff));
3015 cdb[31] = (U8)((((io_info->numBlocks) & 0xff));

3017 /* set SCSI IO EEDPFlags */
3018 EEDPFlags = ddi_get16(acc_handle, &scsi_io_request->EEDPFlags);
3019 Control = ddi_get32(acc_handle, &scsi_io_request->Control);
3011 EEDPFlags = ddi_get16(instance->mpi2_frame_pool_dma_obj.acc_handle,
3012     &scsi_io_request->EEDPFlags);
3013 Control = ddi_get32(instance->mpi2_frame_pool_dma_obj.acc_handle,
3014     &scsi_io_request->Control);

3021 /* set SCSI IO EEDPFlags bits */
3016 // set SCSI IO EEDPFlags bits
3022 if (io_info->isRead) {
3023     /*
3024      * For READ commands, the EEDPFlags shall be set to specify to
3025      * Increment the Primary Reference Tag, to Check the Reference
3026      * Tag, and to Check and Remove the Protection Information
3027      * fields.
3028      */
3018     // For READ commands, the EEDPFlags shall be set to specify to
3019     // Increment the Primary Reference Tag, to Check the Reference
3020     // Tag, and to Check and Remove the Protection Information
3021     // fields.
3029     EEDPFlags = MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG |
3030         MPI2_SCSIIO_EEDPFLAGS_CHECK_REFTAG |

```

```

3031 MPI2_SCSIIO_EEDPFLAGS_CHECK_REMOVE_OP |
3032 MPI2_SCSIIO_EEDPFLAGS_CHECK_APPTAG |
3033 MPI2_SCSIIO_EEDPFLAGS_CHECK_GUARD;
3034 } else {
3035 /*
3036  * For WRITE commands, the EEDPFlags shall be set to specify to
3037  * Increment the Primary Reference Tag, and to Insert
3038  * Protection Information fields.
3039  */
3040 }
3041 else {
3042 // For WRITE commands, the EEDPFlags shall be set to specify to
3043 // Increment the Primary Reference Tag, and to Insert
3044 // Protection Information fields.
3045 EEDPFlags = MPI2_SCSIIO_EEDPFLAGS_INC_PRI_REFTAG |
3046 MPI2_SCSIIO_EEDPFLAGS_INSERT_OP;
3047 }
3048 Control |= (0x4 << 26);
3049
3050 ddi_put16(acc_handle, &scsi_io_request->EEDPFlags, EEDPFlags);
3051 ddi_put32(acc_handle, &scsi_io_request->Control, Control);
3052 ddi_put32(acc_handle,
3053 &scsi_io_request->EEDPBlockSize, MRSAS_EEDPBLOCKSIZE);
3054 ddi_put16(instance->mpi2_frame_pool_dma_obj.acc_handle,
3055 &scsi_io_request->EEDPFlags, EEDPFlags);
3056 ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
3057 &scsi_io_request->Control, Control);
3058 ddi_put32(instance->mpi2_frame_pool_dma_obj.acc_handle,
3059 &scsi_io_request->EEDPBlockSize,
3060 MRSAS_EEDPBLOCKSIZE);
3061 }
3062
3063 /*
3064  * mrsas_tbolt_set_pd_lba - Sets PD LBA
3065  * @cdb: CDB
3066  * @cdb_len: cdb length
3067  * @start_blk: Start block of IO
3068  * Used to set the PD LBA in CDB for FP IOs
3069  */
3070 static void
3071 mrsas_tbolt_set_pd_lba(U8 cdb[], uint8_t *cdb_len_ptr, U64 start_blk,
3072 U32 num_blocks)
3073 {
3074 void
3075 mrsas_tbolt_set_pd_lba(U8 cdb[], uint8_t *cdb_len_ptr, U64 start_blk, U32 num_b1
3076 {
3077 U8 cdb_len = *cdb_len_ptr;
3078 U8 flagvals = 0, opcode = 0, groupnum = 0, control = 0;
3079
3080 /* Some drives don't support 16/12 byte CDB's, convert to 10 */
3081 if (((cdb_len == 12) || (cdb_len == 16)) &&
3082 (start_blk <= 0xffffffff)) {
3083 if (cdb_len == 16) {
3084 con_log(CL_ANN,
3085 (CE_NOTE, "Converting READ/WRITE(16) to READ10"));
3086 con_log(CL_ANN, (CE_NOTE, "Converting READ/WRITE(16) to
3087 opcode = cdb[0] == READ_16 ? READ_10 : WRITE_10;
3088 flagvals = cdb[1];
3089 groupnum = cdb[14];
3090 control = cdb[15];
3091 } else {
3092 con_log(CL_ANN,
3093 (CE_NOTE, "Converting READ/WRITE(12) to READ10"));
3094 con_log(CL_ANN, (CE_NOTE, "Converting READ/WRITE(12) to
3095 opcode = cdb[0] == READ_12 ? READ_10 : WRITE_10;

```

```

3081 flagvals = cdb[1];
3082 groupnum = cdb[10];
3083 control = cdb[11];
3084 }
3085
3086 bzero(cdb, sizeof(cdb));
3087 memset(cdb, 0, sizeof(cdb));
3088
3089 cdb[0] = opcode;
3090 cdb[1] = flagvals;
3091 cdb[6] = groupnum;
3092 cdb[9] = control;
3093 /* Set transfer length */
3094 cdb[8] = (U8)(num_blocks & 0xff);
3095 cdb[7] = (U8)((num_blocks >> 8) & 0xff);
3096 cdb_len = 10;
3097 } else if ((cdb_len < 16) && (start_blk > 0xffffffff)) {
3098 /* Convert to 16 byte CDB for large LBA's */
3099 con_log(CL_ANN,
3100 (CE_NOTE, "Converting 6/10/12 CDB to 16 byte CDB"));
3101 con_log(CL_ANN, (CE_NOTE, "Converting 6/10/12 CDB to 16
3102 switch (cdb_len) {
3103 case 6:
3104 opcode = cdb[0] == READ_6 ? READ_16 : WRITE_16;
3105 control = cdb[5];
3106 break;
3107 case 10:
3108 opcode = cdb[0] == READ_10 ? READ_16 : WRITE_16;
3109 flagvals = cdb[1];
3110 groupnum = cdb[6];
3111 control = cdb[9];
3112 break;
3113 case 12:
3114 opcode = cdb[0] == READ_12 ? READ_16 : WRITE_16;
3115 flagvals = cdb[1];
3116 groupnum = cdb[10];
3117 control = cdb[11];
3118 break;
3119 }
3120
3121 bzero(cdb, sizeof(cdb));
3122 memset(cdb, 0, sizeof(cdb));
3123
3124 cdb[0] = opcode;
3125 cdb[1] = flagvals;
3126 cdb[14] = groupnum;
3127 cdb[15] = control;
3128
3129 /* Transfer length */
3130 cdb[13] = (U8)(num_blocks & 0xff);
3131 cdb[12] = (U8)((num_blocks >> 8) & 0xff);
3132 cdb[11] = (U8)((num_blocks >> 16) & 0xff);
3133 cdb[10] = (U8)((num_blocks >> 24) & 0xff);
3134
3135 /* Specify 16-byte cdb */
3136 cdb_len = 16;
3137 } else if ((cdb_len == 6) && (start_blk > 0x1ffff)) {
3138 /* convert to 10 byte CDB */
3139 opcode = cdb[0] == READ_6 ? READ_10 : WRITE_10;
3140 control = cdb[5];
3141
3142 bzero(cdb, sizeof(cdb));
3143 memset(cdb, 0, sizeof(cdb));
3144
3145 cdb[0] = opcode;
3146 cdb[9] = control;

```

new././mr_sas_tbolt.c

```
3143      /* Set transfer length */
3144      cdb[8] = (U8)(num_blocks & 0xff);
3145      cdb[7] = (U8)((num_blocks >> 8) & 0xff);

3147      /* Specify 10-byte cdb */
3148      cdb_len = 10;
3149  }

3152  /* Fall through Normal case, just load LBA here */
3153  switch (cdb_len) {
3154  case 6:
3155  {
3156      U8 val = cdb[1] & 0xE0;
3157      cdb[3] = (U8)(start_blk & 0xff);
3158      cdb[2] = (U8)((start_blk >> 8) & 0xff);
3159      cdb[1] = val | ((U8)(start_blk >> 16) & 0x1f);
3160      break;
3161  }
3162  case 10:
3163      cdb[5] = (U8)(start_blk & 0xff);
3164      cdb[4] = (U8)((start_blk >> 8) & 0xff);
3165      cdb[3] = (U8)((start_blk >> 16) & 0xff);
3166      cdb[2] = (U8)((start_blk >> 24) & 0xff);
3167      break;
3168  case 12:
3169      cdb[5] = (U8)(start_blk & 0xff);
3170      cdb[4] = (U8)((start_blk >> 8) & 0xff);
3171      cdb[3] = (U8)((start_blk >> 16) & 0xff);
3172      cdb[2] = (U8)((start_blk >> 24) & 0xff);
3173      break;

3175  case 16:
3176      cdb[9] = (U8)(start_blk & 0xff);
3177      cdb[8] = (U8)((start_blk >> 8) & 0xff);
3178      cdb[7] = (U8)((start_blk >> 16) & 0xff);
3179      cdb[6] = (U8)((start_blk >> 24) & 0xff);
3180      cdb[5] = (U8)((start_blk >> 32) & 0xff);
3181      cdb[4] = (U8)((start_blk >> 40) & 0xff);
3182      cdb[3] = (U8)((start_blk >> 48) & 0xff);
3183      cdb[2] = (U8)((start_blk >> 56) & 0xff);
3184      break;
3185  }

3187  *cdb_len_ptr = cdb_len;
3188  }

3191  static int
3192  U8
3193  mrsas_tbolt_check_map_info(struct mrsas_instance *instance)
3194  {
3195      MR_FW_RAID_MAP_ALL *ld_map;

3196      if (!mrsas_tbolt_get_ld_map_info(instance)) {

3198          ld_map = instance->ld_map[(instance->map_id & 1)];

3200      con_log(CL_ANN1, (CE_NOTE, "ldCount=%d, map size=%d",
3191      con_log(CL_ANN1, (CE_NOTE, "ldCount=%d, map size=%d\n",
3201      ld_map->raidMap.ldCount, ld_map->raidMap.totalSize));

3203      if (MR_ValidateMapInfo(instance->ld_map[
3204      (instance->map_id & 1)], instance->load_balance_info)) {
3205          con_log(CL_ANN,
3206      (CE_CONT, "MR_ValidateMapInfo success"));
```

53

new././mr_sas_tbolt.c

```
3194      if (MR_ValidateMapInfo(instance->ld_map[(instance->map_id & 1)],
3195      con_log(CL_ANN, (CE_CONT,
3196      "MR_ValidateMapInfo success")));

3208      instance->fast_path_io = 1;
3209      con_log(CL_ANN,
3210      (CE_NOTE, "instance->fast_path_io %d",
3211      instance->fast_path_io));
3199      con_log(CL_ANN, (CE_NOTE,
3200      "instance->fast_path_io %d \n", instance->fast_pa

3213      return (DDI_SUCCESS);
3214  }

3216  }

3218      instance->fast_path_io = 0;
3219      cmn_err(CE_WARN, "MR_ValidateMapInfo failed");
3220      con_log(CL_ANN, (CE_NOTE,
3221      "instance->fast_path_io %d", instance->fast_path_io));
3210      "instance->fast_path_io %d \n", instance->fast_path_io));

3212      return (DDI_FAILURE);
3223  }
3224  }

3226  /*
3227   * Marks HBA as bad. This will be called either when an
3228   * IO packet times out even after 3 FW resets
3229   * or FW is found to be fault even after 3 continuous resets.
3230   */

3232  void
3233  int
3234  mrsas_tbolt_kill_adapter(struct mrsas_instance *instance)
3235  {
3236      cmn_err(CE_NOTE, "TBOLT Kill adapter called");
3224      cmn_err(CE_WARN, "TBOLT Kill adapter called\n");

3237      if (instance->deadadapter == 1)
3238          return;
3227      return (DDI_FAILURE);

3240      con_log(CL_ANN1, (CE_NOTE, "tbolt_kill_adapter: "
3241      "Writing to doorbell with MFI_STOP_ADAP ");
3242      mutex_enter(&instance->ocr_flags_mtx);
3243      instance->deadadapter = 1;
3244      mutex_exit(&instance->ocr_flags_mtx);
3245      instance->func_ptr->disable_intr(instance);
3246      WR_RESERVED0_REGISTER(MFI_STOP_ADAP, instance);
3247      /* Flush */
3248      (void) RD_RESERVED0_REGISTER(instance);
3237      RD_RESERVED0_REGISTER(instance);

3250      (void) mrsas_print_pending_cmds(instance);
3251      (void) mrsas_complete_pending_cmds(instance);
3240      mrsas_complete_pending_cmds(instance);
3241      return (DDI_SUCCESS);
3252  }

3254  void
3255  mrsas_reset_reply_desc(struct mrsas_instance *instance)
3243      void mrsas_reset_reply_desc(struct mrsas_instance *instance)
3256  {
3257      int i;
3258      MPI2_REPLY_DESCRIPTOR_UNION *reply_desc;
```

54

```

3259     instance->reply_read_index = 0;
3247     instance->reply_read_index= 0;

3261     /* initializing reply address to 0xFFFFFFFF */
3262     reply_desc = instance->reply_frame_pool;

3264     for (i = 0; i < instance->reply_q_depth; i++) {
3265         reply_desc->Words = (uint64_t)-0;
3266         reply_desc++;
3267     }
3268 }

3270 int
3271 mrsas_tbolt_reset_ppc(struct mrsas_instance *instance)
3272 {
3273     uint32_t status = 0x00;
3261     uint32_t status=0x00;
3274     uint32_t retry = 0;
3263     uint32_t seq_num;
3275     uint32_t cur_abs_reg_val;
3276     uint32_t fw_state;
3266     union mrsas_evt_class_locale   class_locale;
3277     uint32_t abs_state;
3278     uint32_t i;

3280     con_log(CL_ANN, (CE_NOTE,
3281         "mrsas_tbolt_reset_ppc entered"));
3271     "mrsas_tbolt_reset_ppc entered\n"));

3283     if (instance->deadadapter == 1) {
3284         cmn_err(CE_WARN, "mrsas_tbolt_reset_ppc: "
3285             "no more resets as HBA has been marked dead ");
3286         return (DDI_FAILURE);
3287     }

3289     mutex_enter(&instance->ocr_flags_mtx);
3290     instance->adapterresetinprogress = 1;
3291     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3292         "adpterresetinprogress flag set, time %llx", gethrtime()));
3293     mutex_exit(&instance->ocr_flags_mtx);

3295     instance->func_ptr->disable_intr(instance);

3297     /* Add delay inorder to complete the ioctl & io cmds in-flight */
3298     for (i = 0; i < 3000; i++) {
3287     /*Add delay inorder to complete the ioctl & io cmds in-flight */
3288     for (i = 0; i<3000; i++) {
3299         drv_usecwait(MILLISEC); /* wait for 1000 usecs */
3300     }

3302     instance->reply_read_index = 0;
3292     instance->reply_read_index= 0;

3304 retry_reset:
3305     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3306         ".Resetting TBOLT "));

3308     WR_TBOLT_IB_WRITE_SEQ(0xF, instance);
3309     WR_TBOLT_IB_WRITE_SEQ(4, instance);
3310     WR_TBOLT_IB_WRITE_SEQ(0xb, instance);
3311     WR_TBOLT_IB_WRITE_SEQ(2, instance);
3312     WR_TBOLT_IB_WRITE_SEQ(7, instance);
3313     WR_TBOLT_IB_WRITE_SEQ(0xd, instance);
3314     con_log(CL_ANN1, (CE_NOTE,
3315         "mrsas_tbolt_reset_ppc: magic number written "
3316         "to write sequence register"));

```

```

3306     "to write sequence register\n"));
3317     delay(100 * drv_usectohz(MILLISEC));
3318     status = RD_TBOLT_HOST_DIAG(instance);
3319     con_log(CL_ANN1, (CE_NOTE,
3320         "mrsas_tbolt_reset_ppc: READ HOSTDIAG SUCCESS "
3321         "to write sequence register"));
3311     "to write sequence register\n"));

3323     while (status & DIAG_TBOLT_RESET_ADAPTER) {
3324         delay(100 * drv_usectohz(MILLISEC));
3325         status = RD_TBOLT_HOST_DIAG(instance);
3326         if (retry++ == 100) {
3327             cmn_err(CE_WARN,
3328                 "mrsas_tbolt_reset_ppc: "
3329                 "resetadapter bit is set already "
3330                 "check retry count %d", retry);
3320         "check retry count %d\n", retry);
3331         return (DDI_FAILURE);
3332     }
3333 }

3335     WR_TBOLT_HOST_DIAG(status | DIAG_TBOLT_RESET_ADAPTER, instance);
3336     delay(100 * drv_usectohz(MILLISEC));

3338     ddi_rep_get8((instance)->regmap_handle, (uint8_t *)&status,
3339         (uint8_t *)((uintptr_t)(instance)->regmap +
3340             RESET_TBOLT_STATUS_OFF), 4, DDI_DEV_AUTOINCR);
3330     RESET_TBOLT_STATUS_OFF), 4, DDI_DEV_AUTOINCR);

3342     while ((status & DIAG_TBOLT_RESET_ADAPTER)) {
3343         delay(100 * drv_usectohz(MILLISEC));
3344         ddi_rep_get8((instance)->regmap_handle, (uint8_t *)&status,
3345             (uint8_t *)((uintptr_t)(instance)->regmap +
3346                 RESET_TBOLT_STATUS_OFF), 4, DDI_DEV_AUTOINCR);
3336     RESET_TBOLT_STATUS_OFF), 4, DDI_DEV_AUTOINCR);
3347         if (retry++ == 100) {
3348             /* Dont call kill adapter here */
3349             /* RESET BIT ADAPTER is cleared by firmware */
3350             /* mrsas_tbolt_kill_adapter(instance); */
3351             cmn_err(CE_WARN,
3352                 "mr_sas %d: %s(): RESET FAILED; return failure!!!",
3353                 instance->instance, __func__);
3340             //mrsas_tbolt_kill_adapter(instance);
3341             cmn_err(CE_WARN, "mr_sas %d: %s(): RESET FAILED; return
3354             return (DDI_FAILURE);
3355         }
3356     }

3358     con_log(CL_ANN,
3359         (CE_NOTE, "mrsas_tbolt_reset_ppc: Adapter reset complete"));
3346     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: Adapter reset complete
3360     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3361         "calling mfi_state_transition_to_ready"));

3363     abs_state = instance->func_ptr->read_fw_status_reg(instance);
3364     retry = 0;
3365     while ((abs_state <= MFI_STATE_FW_INIT) && (retry++ < 1000)) {
3366         delay(100 * drv_usectohz(MILLISEC));
3367         abs_state = instance->func_ptr->read_fw_status_reg(instance);
3368     }
3369     if (abs_state <= MFI_STATE_FW_INIT) {
3370         cmn_err(CE_WARN,
3371             "mrsas_tbolt_reset_ppc: firmware state < MFI_STATE_FW_INIT"
3372             "state = 0x%x, RETRY RESET.", abs_state);
3357     cmn_err(CE_WARN, "mrsas_tbolt_reset_ppc: firmware state < MFI_ST
3358     "state = 0x%x, RETRY RESET.\n", abs_state);

```

```

3373         goto retry_reset;
3374     }

3376     /* Mark HBA as bad, if FW is fault after 3 continuous resets */
3377     if (mfi_state_transition_to_ready(instance) ||
3378         debug_tbolt_fw_faults_after_ocr_g == 1) {
3379         cur_abs_reg_val =
3380             instance->func_ptr->read_fw_status_reg(instance);
3381         fw_state = cur_abs_reg_val & MFI_STATE_MASK;

3383         con_log(CL_ANN1, (CE_NOTE,
3384             "mrsas_tbolt_reset_ppc :before fake: FW is not ready "
3385             "FW state = 0x%x", fw_state));
3386         if (debug_tbolt_fw_faults_after_ocr_g == 1)
3387             fw_state = MFI_STATE_FAULT;

3389         con_log(CL_ANN,
3390             (CE_NOTE, "mrsas_tbolt_reset_ppc : FW is not ready "
3391             "con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc : FW is not re
3392             "FW state = 0x%x", fw_state));

3393         if (fw_state == MFI_STATE_FAULT) {
3394             /* increment the count */
3395             // increment the count
3396             instance->fw_fault_count_after_ocr++;
3397             if (instance->fw_fault_count_after_ocr
3398                 < MAX_FW_RESET_COUNT) {
3399                 cmn_err(CE_WARN, "mrsas_tbolt_reset_ppc: "
3400                     "FW is in fault after OCR count %d "
3401                     "Retry Reset",
3402                     instance->fw_fault_count_after_ocr);
3403                 goto retry_reset;
3404             } else {
3405                 cmn_err(CE_WARN, "mrsas %d: %s:"
3406                     "Max Reset Count exceeded >%d"
3407                     "Mark HBA as bad, KILL adapter",
3408                     instance->instance, __func__,
3409                     MAX_FW_RESET_COUNT);
3410                 instance->instance, __func__, MAX_FW_RES
3411             }

3412             mrsas_tbolt_kill_adapter(instance);
3413             return (DDI_FAILURE);
3414         }
3415     }

3417     /* reset the counter as FW is up after OCR */
3418     // reset the counter as FW is up after OCR
3419     instance->fw_fault_count_after_ocr = 0;

3420     mrsas_reset_reply_desc(instance);

3423     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3424         "Calling mrsas_issue_init_mpi2"));
3425     abs_state = mrsas_issue_init_mpi2(instance);
3426     if (abs_state == (uint32_t)DDI_FAILURE) {
3427         if(abs_state == DDI_FAILURE) {
3428             cmn_err(CE_WARN, "mrsas_tbolt_reset_ppc: "
3429                 "INIT failed Retrying Reset");
3430             goto retry_reset;
3431         }
3432     }
3433     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3434         "mrsas_issue_init_mpi2 Done"));

```

```

3434     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3435         "Calling mrsas_print_pending_cmd"));
3436     (void) mrsas_print_pending_cmds(instance);
3437     "Calling mrsas_print_pending_cmd\n");
3438     mrsas_print_pending_cmds(instance);
3439     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3440         "mrsas_print_pending_cmd done\n"));
3441     "mrsas_print_pending_cmd done\n");

3442     instance->func_ptr->enable_intr(instance);
3443     instance->fw_outstanding = 0;

3444     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3445         "Calling mrsas_issue_pending_cmds"));
3446     (void) mrsas_issue_pending_cmds(instance);
3447     mrsas_issue_pending_cmds(instance);
3448     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3449         "issue_pending_cmds done.));
3450     "issue_pending_cmds done.\n");

3451     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3452         "Calling aen registration"));

3453     instance->aen_cmd->retry_count_for_ocr = 0;
3454     instance->aen_cmd->drv_pkt_time = 0;

3455     instance->func_ptr->issue_cmd(instance->aen_cmd, instance);

3456     con_log(CL_ANN1, (CE_NOTE, "Unsetting adpresetinprogress flag.));
3457     con_log(CL_ANN1, (CE_NOTE, "Unsetting adpresetinprogress flag.\n"));
3458     mutex_enter(&instance->ocr_flags_mtx);
3459     instance->adapterresetinprogress = 0;
3460     mutex_exit(&instance->ocr_flags_mtx);
3461     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_reset_ppc: "
3462         "adpterresetinprogress flag unset"));

3463     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc done"));
3464     con_log(CL_ANN, (CE_NOTE, "mrsas_tbolt_reset_ppc done\n"));
3465     return (DDI_SUCCESS);

3466 }

3467 /*
3468 * mrsas_sync_map_info - Returns FW's ld_map structure
3469 * @instance: Adapter soft state
3470 *
3471 * Issues an internal command (DCMD) to get the FW's controller PD
3472 * list structure. This information is mainly used to find out SYSTEM
3473 * supported by the FW.
3474 */

3475 static int
3476 mrsas_tbolt_sync_map_info(struct mrsas_instance *instance)
3477 {
3478     int ret = 0, i;
3479     struct mrsas_cmd *cmd = NULL;
3480     struct mrsas_dcmd_frame *dcmd;
3481     uint32_t size_sync_info, num_lds;
3482     LD_TARGET_SYNC *ci = NULL;
3483     MR_FW_RAID_MAP_ALL *map;
3484     MR_LD_RAID *raid;
3485     LD_TARGET_SYNC *ld_sync;
3486     uint32_t ci_h = 0;
3487     uint32_t size_map_info;

```

```

3493     cmd = get_raid_msg_pkt(instance);

3495     if (cmd == NULL) {
3496         cmn_err(CE_WARN, "Failed to get a cmd from free-pool in "
3497             "mrsas_tbolt_sync_map_info(). ");
3480         cmn_err(CE_WARN,
3481             "Failed to get a cmd from free-pool in mrsas_tbolt_sync_map_
3498             return (DDI_FAILURE);
3499     }

3501     /* Clear the frame buffer and assign back the context id */
3502     bzero((char *)&cmd->frame[0], sizeof (union mrsas_frame));
3486     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3503     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3504         cmd->index);
3505     bzero(cmd->scsi_io_request, sizeof (Mpi2RaidSCSIIORequest_t));

3508     map = instance->ld_map[instance->map_id & 1];

3510     num_lds = map->raidMap.ldCount;

3512     dcmd = &cmd->frame->dcmd;

3514     size_sync_info = sizeof (LD_TARGET_SYNC) * num_lds;

3516     con_log(CL_ANN, (CE_NOTE, "size_sync_info =0x%x ; ld count = 0x%x",
3500     con_log(CL_ANN, (CE_NOTE,
3501         "size_sync_info =0x%x ; ld count = 0x%x \n ",
3517         size_sync_info, num_lds));

3519     ci = (LD_TARGET_SYNC *)instance->ld_map[(instance->map_id - 1) & 1];

3521     bzero(ci, sizeof (MR_FW_RAID_MAP_ALL));
3506     memset(ci, 0, sizeof(MR_FW_RAID_MAP_ALL));
3522     ci_h = instance->ld_map_phy[(instance->map_id - 1) & 1];

3524     bzero(dcmd->mbox.b, DCMD_MBOX_SZ);
3509     (void) memset(dcmd->mbox.b, 0, DCMD_MBOX_SZ);

3526     ld_sync = (LD_TARGET_SYNC *)ci;

3528     for (i = 0; i < num_lds; i++, ld_sync++) {
3529         raid = MR_LdRaidGet(i, map);

3531         con_log(CL_ANN1,
3532             (CE_NOTE, "i : 0x%x, Seq Num : 0x%x, Sync Reqd : 0x%x",
3516         con_log(CL_ANN1, (CE_NOTE, "i : 0x%x, Seq Num : 0x%x, Sync Reqd
3533             i, raid->seqNum, raid->flags.ldSyncRequired));

3535         ld_sync->ldTargetId = MR_GetLDTgtId(i, map);

3537         con_log(CL_ANN1, (CE_NOTE, "i : 0x%x, tgt : 0x%x",
3521         con_log(CL_ANN1, (CE_NOTE, "i : 0x%x, tgt : 0x%x \n",
3538             i, ld_sync->ldTargetId));

3540         ld_sync->seqNum = raid->seqNum;
3541     }

3544     size_map_info = sizeof (MR_FW_RAID_MAP) +
3545         (sizeof (MR_LD_SPAN_MAP) * (MAX_LOGICAL_DRIVES - 1));
3528     size_map_info = sizeof(MR_FW_RAID_MAP) +
3529         (sizeof(MR_LD_SPAN_MAP) * (MAX_LOGICAL_DRIVES - 1));

```

```

3547     dcmd->cmd = MFI_CMD_OP_DCMD;
3548     dcmd->cmd_status = 0xFF;
3549     dcmd->sge_count = 1;
3550     dcmd->flags = MFI_FRAME_DIR_WRITE;
3551     dcmd->timeout = 0;
3552     dcmd->pad_0 = 0;
3553     dcmd->data_xfer_len = size_map_info;
3554     ASSERT(num_lds <= 255);
3555     dcmd->mbox.b[0] = (U8)num_lds;
3538     dcmd->mbox.b[0] = num_lds;
3556     dcmd->mbox.b[1] = 1; /* Pend */
3557     dcmd->opcode = MR_DCMD_LD_MAP_GET_INFO;
3558     dcmd->sgl.sge32[0].phys_addr = ci_h;
3559     dcmd->sgl.sge32[0].length = size_map_info;

3562     instance->map_update_cmd = cmd;
3563     mr_sas_tbolt_build_mfi_cmd(instance, cmd);

3565     instance->func_ptr->issue_cmd(cmd, instance);

3567     instance->unroll.syncCmd = 1;
3568     con_log(CL_ANN1, (CE_NOTE, "sync cmd issued. [SMID]:%x", cmd->SMID));
3551     con_log(CL_ANN1, (CE_NOTE, "sync cmd issued. [SMID]:%x", cmd->SMID));

3570     return (ret);
3571 }

3573 /*
3574  * abort_syncmap_cmd
3575  */
3576 int
3577 abort_syncmap_cmd(struct mrsas_instance *instance,
3578     struct mrsas_cmd *cmd_to_abort)
3579 {
3580     int     ret = 0;

3582     struct mrsas_cmd      *cmd;
3583     struct mrsas_abort_frame *abort_fr;

3585     con_log(CL_ANN1, (CE_NOTE, "chkpnt: abort_ldsync:%d", __LINE__));

3587     cmd = get_raid_msg_mfi_pkt(instance);

3589     if (!cmd) {
3590         cmn_err(CE_WARN,
3591             "Failed to get a cmd from free-pool abort_syncmap_cmd().");
3592         return (DDI_FAILURE);
3593     }
3594     /* Clear the frame buffer and assign back the context id */
3595     bzero((char *)&cmd->frame[0], sizeof (union mrsas_frame));
3578     (void) memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3596     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3597         cmd->index);

3599     abort_fr = &cmd->frame->abort;

3601     /* prepare and issue the abort frame */
3602     ddi_put8(cmd->frame_dma_obj.acc_handle,
3603         &abort_fr->cmd, MFI_CMD_OP_ABORT);
3604     ddi_put8(cmd->frame_dma_obj.acc_handle, &abort_fr->cmd_status,
3605         MFI_CMD_STATUS_SYNC_MODE);
3606     ddi_put16(cmd->frame_dma_obj.acc_handle, &abort_fr->flags, 0);
3607     ddi_put32(cmd->frame_dma_obj.acc_handle, &abort_fr->abort_context,
3608         cmd_to_abort->index);
3609     ddi_put32(cmd->frame_dma_obj.acc_handle,

```

```

3610      &abort_fr->abort_mfi_phys_addr_lo, cmd_to_abort->frame_phys_addr);
3611      ddi_put32(cmd->frame_dma_obj.acc_handle,
3612      &abort_fr->abort_mfi_phys_addr_hi, 0);

3614      cmd->frame_count = 1;

3616      mr_sas_tbolt_build_mfi_cmd(instance, cmd);

3618      if (instance->func_ptr->issue_cmd_in_poll_mode(instance, cmd)) {
3619          con_log(CL_ANN1, (CE_WARN,
3620          "abort_ldsync_cmd: issue_cmd_in_poll_mode failed"));
3621          ret = -1;
3622      } else {
3623          ret = 0;
3624      }

3626      return_raid_msg_mfi_pkt(instance, cmd);

3628      atomic_add_16(&instance->fw_outstanding, (-1));

3630      return (ret);
3631 }

3634 #ifdef PDSUPPORT
3635 int
3636 mrsas_tbolt_config_pd(struct mrsas_instance *instance, uint16_t tgt,
3637      uint8_t lun, dev_info_t **ldip)
3638 {
3639     struct scsi_device *sd;
3640     dev_info_t *child;
3641     int rval, dtype;
3642     struct mrsas_tbolt_pd_info *pds = NULL;
3643     uint64_t *wwn;

3644     con_log(CL_ANN1, (CE_NOTE, "mrsas_tbolt_config_pd: t = %d l = %d",
3645     tgt, lun));

3647     if ((child = mrsas_find_child(instance, tgt, lun)) != NULL) {
3648         if (ldip) {
3649             *ldip = child;
3650         }
3651         if (instance->mr_tbolt_pd_list[tgt].flag != MRDRV_TGT_VALID) {
3652             rval = mrsas_service_evt(instance, tgt, 1,
3653             MRSAS_EVT_UNCONFIG_TGT, NULL);
3654             con_log(CL_ANN1, (CE_WARN,
3655             "mr_sas:DELETING STALE ENTRY   rval = %d "
3656             "tgt id = %d", rval, tgt));
3657             "tgt id = %d ", rval, tgt));
3658             return (NDI_FAILURE);
3659         }
3660         return (NDI_SUCCESS);
3661     }

3662     pds = (struct mrsas_tbolt_pd_info *)
3663     kmem_zalloc(sizeof (struct mrsas_tbolt_pd_info), KM_SLEEP);
3664     mrsas_tbolt_get_pd_info(instance, pds, tgt);
3665     dtype = pds->scsiDevType;

3667     /* Check for Disk */
3668     /* Check for Disk */
3669     if ((dtype == DTYPE_DIRECT)) {
3670         if ((dtype == DTYPE_DIRECT) &&
3671             (LE_16(pds->fwState) != PD_SYSTEM)) {
3672             kmem_free(pds, sizeof (struct mrsas_tbolt_pd_info));

```

```

3672         return (NDI_FAILURE);
3673     }
3674     sd = kmem_zalloc(sizeof (struct scsi_device), KM_SLEEP);
3675     sd->sd_address.a_hba_tran = instance->tran;
3676     sd->sd_address.a_target = (uint16_t)tgt;
3677     sd->sd_address.a_lun = (uint8_t)lun;

3679     if (scsi_hba_probe(sd, NULL) == SCSI_PROBE_EXISTS) {
3680         rval = mrsas_config_scsi_device(instance, sd, ldip);
3681         con_log(CL_DLEVEL1, (CE_NOTE,
3682         "Phys. device found: tgt %d dtype %d: %s",
3683         tgt, dtype, sd->sd_inq->inq_vid));
3684     } else {
3685         rval = NDI_FAILURE;
3686         con_log(CL_DLEVEL1, (CE_NOTE, "Phys. device Not found "
3687         "scsi_hba_probe Failed: tgt %d dtype %d: %s",
3688         con_log(CL_DLEVEL1, (CE_NOTE,
3689         "Phys. device Not found scsi_hba_probe Failed: tgt %
3690         tgt, dtype, sd->sd_inq->inq_vid));
3691     }

3691     /* sd_unprobe is blank now. Free buffer manually */
3692     if (sd->sd_inq) {
3693         kmem_free(sd->sd_inq, SUN_INQSIZE);
3694         sd->sd_inq = (struct scsi_inquiry *)NULL;
3695     }
3696     kmem_free(sd, sizeof (struct scsi_device));
3697     rval = NDI_SUCCESS;
3698 } else {
3699     con_log(CL_ANN1, (CE_NOTE,
3700     "Device not supported: tgt %d lun %d dtype %d",
3701     tgt, lun, dtype));
3702     rval = NDI_FAILURE;
3703 }

3705     kmem_free(pds, sizeof (struct mrsas_tbolt_pd_info));
3706     con_log(CL_ANN1, (CE_NOTE, "mrsas_config_pd: return rval = %d",
3707     rval));
3708     return (rval);
3709 }

3711 static void
3712 mrsas_tbolt_get_pd_info(struct mrsas_instance *instance,
3713     struct mrsas_tbolt_pd_info *pds, int tgt)
3714 {
3715     struct mrsas_cmd *cmd;
3716     struct mrsas_dcmbd_frame *dcmbd;
3717     dma_obj_t dcmbd_dma_obj;

3719     cmd = get_raid_msg_pkt(instance);

3721     if (!cmd) {
3722         con_log(CL_ANN1,
3723         (CE_WARN, "Failed to get a cmd for get pd info"));
3724         con_log(CL_ANN1, (CE_WARN, "Failed to get a cmd for get pd info"));
3725         return;
3726     }

3727     /* Clear the frame buffer and assign back the context id */
3728     bzero((char *)&cmd->frame[0], sizeof (union mrsas_frame));
3729     memset((char *)&cmd->frame[0], 0, sizeof (union mrsas_frame));
3730     ddi_put32(cmd->frame_dma_obj.acc_handle, &cmd->frame->hdr.context,
3731     cmd->index);

```

```

3733     dcmd = &cmd->frame->dcmd;
3734     dcmd_dma_obj.size = sizeof (struct mrsas_tbolt_pd_info);
3735     dcmd_dma_obj.dma_attr = mrsas_generic_dma_attr;
3736     dcmd_dma_obj.dma_attr.dma_attr_addr_hi = 0xffffffff;
3737     dcmd_dma_obj.dma_attr.dma_attr_count_max = 0xffffffff;
3738     dcmd_dma_obj.dma_attr.dma_attr_sgllen = 1;
3739     dcmd_dma_obj.dma_attr.dma_attr_align = 1;

3741     (void) mrsas_alloc_dma_obj(instance, &dcmd_dma_obj,
3742         DDI_STRUCTURE_IE_ACC);
3743     bzero(dcmd_dma_obj.buffer, sizeof (struct mrsas_tbolt_pd_info));
3744     bzero(dcmd->mbox.b, 12);
3745     (void) memset(dcmd_dma_obj.buffer, 0, sizeof (struct mrsas_tbolt_pd_info));
3746     (void) memset(dcmd->mbox.b, 0, 12);
3747     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd, MFI_CMD_OP_DCMD);
3748     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->cmd_status, 0);
3749     ddi_put8(cmd->frame_dma_obj.acc_handle, &dcmd->sge_count, 1);
3750     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags,
3751         MFI_FRAME_DIR_READ);
3752     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->flags, MFI_FRAME_DIR_REA);
3753     ddi_put16(cmd->frame_dma_obj.acc_handle, &dcmd->timeout, 0);
3754     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->data_xfer_len,
3755         sizeof (struct mrsas_tbolt_pd_info));
3756     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->opcode,
3757         MR_DCMD_PD_GET_INFO);
3758     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->mbox.w[0], tgt);
3759     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].length,
3760         sizeof (struct mrsas_tbolt_pd_info));
3761     ddi_put32(cmd->frame_dma_obj.acc_handle, &dcmd->sgl.sge32[0].phys_addr,
3762         dcmd_dma_obj.dma_cookie[0].dmac_address);

3764     cmd->sync_cmd = MRSAS_TRUE;
3765     cmd->frame_count = 1;

3766     if (instance->tbolt) {
3767         mr_sas_tbolt_build_mfi_cmd(instance, cmd);
3768     }

3769     instance->func_ptr->issue_cmd_in_sync_mode(instance, cmd);

3770     ddi_rep_get8(cmd->frame_dma_obj.acc_handle, (uint8_t *)pds,
3771         (uint8_t *)dcmd_dma_obj.buffer, sizeof (struct mrsas_tbolt_pd_info),
3772         DDI_DEV_AUTOINCR);
3773     (void) mrsas_free_dma_obj(instance, dcmd_dma_obj);
3774     return_raid_msg_pkt(instance, cmd);
3775 }

```

unchanged_portion_omitted