Print this page
Import some changes from FreeBSD (details later, this is quick-n-dirty for now).
| Split |
Close |
| Expand all |
| Collapse all |
--- old/usr/src/uts/common/io/ixgbe/ixgbe_phy.h
+++ new/usr/src/uts/common/io/ixgbe/ixgbe_phy.h
1 1 /******************************************************************************
2 2
3 - Copyright (c) 2001-2012, Intel Corporation
3 + Copyright (c) 2001-2013, Intel Corporation
4 4 All rights reserved.
5 5
6 6 Redistribution and use in source and binary forms, with or without
7 7 modification, are permitted provided that the following conditions are met:
8 8
9 9 1. Redistributions of source code must retain the above copyright notice,
10 10 this list of conditions and the following disclaimer.
11 11
12 12 2. Redistributions in binary form must reproduce the above copyright
13 13 notice, this list of conditions and the following disclaimer in the
14 14 documentation and/or other materials provided with the distribution.
15 15
16 16 3. Neither the name of the Intel Corporation nor the names of its
17 17 contributors may be used to endorse or promote products derived from
18 18 this software without specific prior written permission.
19 19
20 20 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21 21 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22 22 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23 23 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24 24 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25 25 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26 26 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27 27 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 28 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
↓ open down ↓ |
15 lines elided |
↑ open up ↑ |
29 29 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30 30 POSSIBILITY OF SUCH DAMAGE.
31 31
32 32 ******************************************************************************/
33 33 /*$FreeBSD$*/
34 34
35 35 #ifndef _IXGBE_PHY_H_
36 36 #define _IXGBE_PHY_H_
37 37
38 38 #include "ixgbe_type.h"
39 -#define IXGBE_I2C_EEPROM_DEV_ADDR 0xA0
39 +#define IXGBE_I2C_EEPROM_DEV_ADDR 0xA0
40 +#define IXGBE_I2C_EEPROM_DEV_ADDR2 0xA2
41 +#define IXGBE_I2C_EEPROM_BANK_LEN 0xFF
40 42
41 43 /* EEPROM byte offsets */
42 44 #define IXGBE_SFF_IDENTIFIER 0x0
43 45 #define IXGBE_SFF_IDENTIFIER_SFP 0x3
44 46 #define IXGBE_SFF_VENDOR_OUI_BYTE0 0x25
45 47 #define IXGBE_SFF_VENDOR_OUI_BYTE1 0x26
46 48 #define IXGBE_SFF_VENDOR_OUI_BYTE2 0x27
47 49 #define IXGBE_SFF_1GBE_COMP_CODES 0x6
48 50 #define IXGBE_SFF_10GBE_COMP_CODES 0x3
49 51 #define IXGBE_SFF_CABLE_TECHNOLOGY 0x8
50 52 #define IXGBE_SFF_CABLE_SPEC_COMP 0x3C
53 +#define IXGBE_SFF_SFF_8472_SWAP 0x5C
54 +#define IXGBE_SFF_SFF_8472_COMP 0x5E
55 +#define IXGBE_SFF_SFF_8472_OSCB 0x6E
56 +#define IXGBE_SFF_SFF_8472_ESCB 0x76
51 57
52 58 /* Bitmasks */
53 59 #define IXGBE_SFF_DA_PASSIVE_CABLE 0x4
54 60 #define IXGBE_SFF_DA_ACTIVE_CABLE 0x8
55 61 #define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING 0x4
56 62 #define IXGBE_SFF_1GBASESX_CAPABLE 0x1
57 63 #define IXGBE_SFF_1GBASELX_CAPABLE 0x2
58 64 #define IXGBE_SFF_1GBASET_CAPABLE 0x8
59 65 #define IXGBE_SFF_10GBASESR_CAPABLE 0x10
60 66 #define IXGBE_SFF_10GBASELR_CAPABLE 0x20
67 +#define IXGBE_SFF_SOFT_RS_SELECT_MASK 0x8
68 +#define IXGBE_SFF_SOFT_RS_SELECT_10G 0x8
69 +#define IXGBE_SFF_SOFT_RS_SELECT_1G 0x0
61 70 #define IXGBE_I2C_EEPROM_READ_MASK 0x100
62 71 #define IXGBE_I2C_EEPROM_STATUS_MASK 0x3
63 72 #define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION 0x0
64 73 #define IXGBE_I2C_EEPROM_STATUS_PASS 0x1
65 74 #define IXGBE_I2C_EEPROM_STATUS_FAIL 0x2
66 75 #define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS 0x3
67 76
68 77 /* Flow control defines */
69 78 #define IXGBE_TAF_SYM_PAUSE 0x400
70 79 #define IXGBE_TAF_ASM_PAUSE 0x800
71 80
72 81 /* Bit-shift macros */
73 82 #define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT 24
74 83 #define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT 16
75 84 #define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT 8
76 85
77 86 /* Vendor OUIs: format of OUI is 0x[byte0][byte1][byte2][00] */
78 87 #define IXGBE_SFF_VENDOR_OUI_TYCO 0x00407600
79 88 #define IXGBE_SFF_VENDOR_OUI_FTL 0x00906500
80 89 #define IXGBE_SFF_VENDOR_OUI_AVAGO 0x00176A00
81 90 #define IXGBE_SFF_VENDOR_OUI_INTEL 0x001B2100
82 91
83 92 /* I2C SDA and SCL timing parameters for standard mode */
84 93 #define IXGBE_I2C_T_HD_STA 4
85 94 #define IXGBE_I2C_T_LOW 5
86 95 #define IXGBE_I2C_T_HIGH 4
87 96 #define IXGBE_I2C_T_SU_STA 5
|
↓ open down ↓ |
17 lines elided |
↑ open up ↑ |
88 97 #define IXGBE_I2C_T_HD_DATA 5
89 98 #define IXGBE_I2C_T_SU_DATA 1
90 99 #define IXGBE_I2C_T_RISE 1
91 100 #define IXGBE_I2C_T_FALL 1
92 101 #define IXGBE_I2C_T_SU_STO 4
93 102 #define IXGBE_I2C_T_BUF 5
94 103
95 104 #define IXGBE_TN_LASI_STATUS_REG 0x9005
96 105 #define IXGBE_TN_LASI_STATUS_TEMP_ALARM 0x0008
97 106
107 +/* SFP+ SFF-8472 Compliance */
108 +#define IXGBE_SFF_SFF_8472_UNSUP 0x00
109 +#define IXGBE_SFF_SFF_8472_REV_9_3 0x01
110 +#define IXGBE_SFF_SFF_8472_REV_9_5 0x02
111 +#define IXGBE_SFF_SFF_8472_REV_10_2 0x03
112 +#define IXGBE_SFF_SFF_8472_REV_10_4 0x04
113 +#define IXGBE_SFF_SFF_8472_REV_11_0 0x05
114 +
98 115 s32 ixgbe_init_phy_ops_generic(struct ixgbe_hw *hw);
99 116 bool ixgbe_validate_phy_addr(struct ixgbe_hw *hw, u32 phy_addr);
100 117 enum ixgbe_phy_type ixgbe_get_phy_type_from_id(u32 phy_id);
101 118 s32 ixgbe_get_phy_id(struct ixgbe_hw *hw);
102 119 s32 ixgbe_identify_phy_generic(struct ixgbe_hw *hw);
103 120 s32 ixgbe_reset_phy_generic(struct ixgbe_hw *hw);
104 121 s32 ixgbe_read_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr,
105 122 u32 device_type, u16 *phy_data);
106 123 s32 ixgbe_write_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr,
107 124 u32 device_type, u16 phy_data);
108 125 s32 ixgbe_setup_phy_link_generic(struct ixgbe_hw *hw);
109 126 s32 ixgbe_setup_phy_link_speed_generic(struct ixgbe_hw *hw,
110 127 ixgbe_link_speed speed,
111 - bool autoneg,
112 128 bool autoneg_wait_to_complete);
113 129 s32 ixgbe_get_copper_link_capabilities_generic(struct ixgbe_hw *hw,
114 130 ixgbe_link_speed *speed,
115 131 bool *autoneg);
116 132
117 133 /* PHY specific */
118 134 s32 ixgbe_check_phy_link_tnx(struct ixgbe_hw *hw,
119 135 ixgbe_link_speed *speed,
120 136 bool *link_up);
121 137 s32 ixgbe_setup_phy_link_tnx(struct ixgbe_hw *hw);
122 138 s32 ixgbe_get_phy_firmware_version_tnx(struct ixgbe_hw *hw,
123 139 u16 *firmware_version);
124 140 s32 ixgbe_get_phy_firmware_version_generic(struct ixgbe_hw *hw,
125 141 u16 *firmware_version);
126 142
127 143 s32 ixgbe_reset_phy_nl(struct ixgbe_hw *hw);
128 144 s32 ixgbe_identify_module_generic(struct ixgbe_hw *hw);
129 145 s32 ixgbe_identify_sfp_module_generic(struct ixgbe_hw *hw);
130 146 s32 ixgbe_get_sfp_init_sequence_offsets(struct ixgbe_hw *hw,
131 147 u16 *list_offset,
132 148 u16 *data_offset);
133 149 s32 ixgbe_tn_check_overtemp(struct ixgbe_hw *hw);
134 150 s32 ixgbe_read_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset,
135 151 u8 dev_addr, u8 *data);
136 152 s32 ixgbe_write_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset,
137 153 u8 dev_addr, u8 data);
138 154 s32 ixgbe_read_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset,
139 155 u8 *eeprom_data);
140 156 s32 ixgbe_write_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset,
141 157 u8 eeprom_data);
142 158 void ixgbe_i2c_bus_clear(struct ixgbe_hw *hw);
143 159 #endif /* _IXGBE_PHY_H_ */
|
↓ open down ↓ |
22 lines elided |
↑ open up ↑ |
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX