

new/usr/src/man/man7d/nv_sata.7d

1

2008 Thu Jan 16 19:58:19 2014

new/usr/src/man/man7d/nv_sata.7d

1023 nv_sata support for NVIDIA MCP61

Reviewed by: Garrett D'Amore <garrett@damore.org>

Reviewed by: Dan McDonald <danmcd@omniti.com>

```
1 \" te
2 .\" Copyright (c) 2008, Sun Microsystems, Inc. All Rights Reserved
3 .\" Copyright 2011 Nexenta Systems, Inc. All rights reserved.
4 .\" The contents of this file are subject to the terms of the Common Development
5 .\" You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE or http:
6 .\" When distributing Covered Code, include this CDDL HEADER in each file and in
7 .TH nv_sata 7D \"25 Sep 2011\"
8 .TH NV_SATA 7D \"Jul 22, 2008\"
9 .SH NAME
10 nv_sata \- NVIDIA CK804/MCP04/MCP51/MCP55/MCP61 SATA controller driver
11 nv_sata \- Nvidia ck804/mcp55 SATA controller driver
12 .SH SYNOPSIS
13 .LP
14 .nf
15 \fB\sata@unit-address\fR
16 .fi
17 .SH DESCRIPTION
18 .sp
19 .LP
20 The \fBnv_sata\fR driver is a SATA HBA driver that supports NVIDIA CK804/MCP04
21 and MCP51/MCP55/MCP61 SATA HBA controllers. Note that while these controllers
22 The \fBnv_sata\fR driver is a SATA HBA driver that supports Nvidia ck804 and
23 mcp55 SATA HBA controllers. Note that while these Nvidia controllers
24 support standard SATA features including SATA-II drives, NCQ, hotplug and ATAPI
25 drives, the driver currently does not support NCQ features.
26 .SH CONFIGURATION
27 .sp
28 .LP
29 The \fBnv_sata\fR module contains no user configurable parameters.
30 .SH FILES
31 .sp
32 .ne 2
33 .na
34 \fB\FB\kernel\drv\nv_sata\fR
35 .ad
36 .sp .6
37 .RS 4n
38 32-bit \fB\FB\FR kernel module (x86).
39 .RE
40 .sp
41 .ne 2
42 .na
43 \fB\FB\FB\kernel\drv/amd64/nv_sata\fR
44 .ad
45 .sp .6
46 .RS 4n
47 64-bit \fB\FB\FR kernel module (x86).
48 .RE
49 .SH ATTRIBUTES
50 .sp
51 .LP
52 See \fBAttributes\fR(5) for descriptions of the following attribute:
53 .sp
54 .sp
55 .TS
```

new/usr/src/man/man7d/nv_sata.7d

2

```
56 box;
57 c | c
58 l | l .
59 ATTRIBUTE TYPE ATTRIBUTE VALUE
60 _
61 Architecture x86
62 .TE
63
64 .SH SEE ALSO
65 .sp
66 .LP
67 \fB\Bcfgadm\fR(1M), \fB\Bcfgadm_sata\fR(1M), \fB\Bprtconf\fR(1M), \fB\Bsata\fR(7D),
68 \fB\FBsd\fR(7D)
69 .sp
70 .LP
71 \fB\FIWriting Device Drivers\fR
```

new/usr/src/pkg/manifests/driver-storage-nv_sata.mf

1

2374 Thu Jan 16 19:58:19 2014
new/usr/src/pkg/manifests/driver-storage-nv_sata.mf
1023 nv_sata support for NVIDIA MCP61
Reviewed by: Garrett D'Amore <garrett@damore.org>
Reviewed by: Dan McDonald <dammcd@omniti.com>

```
1 #
2 # CDDL HEADER START
3 #
4 # The contents of this file are subject to the terms of the
5 # Common Development and Distribution License (the "License").
6 # You may not use this file except in compliance with the License.
7 #
8 # You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9 # or http://www.opensolaris.org/os/licensing.
10 # See the License for the specific language governing permissions
11 # and limitations under the License.
12 #
13 # When distributing Covered Code, include this CDDL HEADER in each
14 # file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 # If applicable, add the following below this CDDL HEADER, with the
16 # fields enclosed by brackets "[]" replaced with your own identifying
17 # information: Portions Copyright [yyyy] [name of copyright owner]
18 #
19 # CDDL HEADER END
20 #
21 #
22 #
23 # Copyright (c) 2010, Oracle and/or its affiliates. All rights reserved.
24 # Copyright 2011 Nexenta Systems, Inc. All rights reserved.
25 #
26 #
27 #
28 # The default for payload-bearing actions in this package is to appear in the
29 # global zone only. See the include file for greater detail, as well as
30 # information about overriding the defaults.
31 #
32 <include global_zone_only_component>
33 set name=pkg.fmri value=pkg:/driver/storage/nv_sata@$(PKGVERS)
34 set name=pkg.description \
35     value="NVIDIA CK804/MCP04/MCP51/MCP55/MCP61 SATA controller driver"
36 set name=pkg.summary \
37     value="NVIDIA CK804/MCP04/MCP51/MCP55/MCP61 SATA controller driver"
38     value="Nvidia ck804 pro / mcp55 pro combo SATA driver"
39 set name=pkg.summary value="Nvidia ck804 pro / mcp55 pro combo SATA driver"
40 set name=info.classification value=org.opensolaris.category.2008:Drivers/Ports
41 set name=variant.arch value=i386
42 dir path=kernel group=sys
43 dir path=kernel/drv group=sys
44 dir path=usr/share/man
45 dir path=usr/share/man/man7d
46 driver name=nv_sata class=scsi-self-identifying perms="* 0644 root sys" \
47     alias=pci10de,266 \
48     alias=pci10de,267 \
49     alias=pci10de,36 \
50     alias=pci10de,37e \
51     alias=pci10de,37f \
52     alias=pci10de,3e \
53     alias=pci10de,3f6 \
54     alias=pci10de,3f7 \
55     alias=pci10de,54 \
56     alias=pci10de,55
57 file path=kernel/drv/$(ARCH64)/nv_sata group=sys
58 file path=kernel/drv/nv_sata group=sys
```

new/usr/src/pkg/manifests/driver-storage-nv_sata.mf

2

```
58 file path=kernel/drv/nv_sata.conf group=sys
59 file path=usr/share/man/man7d/nv_sata.7d
60 legacy pkg=SUNWnvsata desc="Nvidia ck804 pro / mcp55 pro combo SATA driver" \
61     name="Nvidia ck804 pro / mcp55 pro combo SATA driver"
62 license cr_Sun license=cr_Sun
63 license lic_CDDL license=lic_CDDL
```

new/usr/src/uts/common/io/sata/adapters/nv_sata/nv_sata.c

1

180646 Thu Jan 16 19:58:19 2014
new/usr/src/uts/common/io/sata/adapters/nv_sata/nv_sata.c
1023 nv_sata support for NVIDIA MCP61
Reviewed by: Garrett D'Amore <garrett@damore.org>
Reviewed by: Dan McDonald <danmcd@omniti.com>

```
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21
22 /*
23  * Copyright (c) 2007, 2010, Oracle and/or its affiliates. All rights reserved.
24  * Copyright 2011 Nexenta Systems, Inc. All rights reserved.
25 */
26
27 /*
28  *
29  * nv_sata is a combo SATA HBA driver for CK804/MCP04 (ck804) and
30  * MCP55/MCP51/MCP61 (mcp5x) based chipsets.
31  *
32  * nv_sata is a combo SATA HBA driver for ck804/mcp5x (mcp5x = mcp55/mcp51)
33  * based chipsets.
34  *
35  * NCQ
36  * ---
37  *
38  *
39  * Power Management
40  * -----
41  *
42  * Normally power management would be responsible for ensuring the device
43  * is quiescent and then changing power states to the device, such as
44  * powering down parts or all of the device. mcp5x/ck804 is unique in
45  * that it is only available as part of a larger southbridge chipset, so
46  * removing power to the device isn't possible. Switches to control
47  * power management states D0/D3 in the PCI configuration space appear to
48  * be supported but changes to these states are apparently ignored.
49  * The only further PM that the driver could do is shut down the PHY,
50  * but in order to deliver the first rev of the driver sooner than later,
51  * that will be deferred until some future phase.
52  *
53  * Since the driver currently will not directly change any power state to
54  * the device, no power() entry point will be required. However, it is
55  * possible that in ACPI power state S3, aka suspend to RAM, that power
56  * can be removed to the device, and the driver cannot rely on BIOS to
57  * have reset any state. For the time being, there is no known
```

new/usr/src/uts/common/io/sata/adapters/nv_sata/nv_sata.c

2

```
58 * non-default configurations that need to be programmed. This judgement
59 * is based on the port of the legacy ata driver not having any such
60 * functionality and based on conversations with the PM team. If such a
61 * restoration is later deemed necessary it can be incorporated into the
62 * DDI_RESUME processing.
63 *
64 */
```

```
66 #include <sys/scsi/scsi.h>
67 #include <sys/pci.h>
68 #include <sys/byteorder.h>
69 #include <sys/sunddi.h>
70 #include <sys/sata/sata_hba.h>
71 #ifdef SGPIO_SUPPORT
72 #include <sys/sata/adapters/nv_sata/nv_sgpio.h>
73 #include <sys/devctl.h>
74 #include <sys/sdt.h>
75 #endif
76 #include <sys/sata/adapters/nv_sata/nv_sata.h>
77 #include <sys/disp.h>
78 #include <sys/note.h>
79 #include <sys/promif.h>
```

```
82 /*
83  * Function prototypes for driver entry points
84 */
85 static int nv_attach(dev_info_t *dip, ddi_attach_cmd_t cmd);
86 static int nv_detach(dev_info_t *dip, ddi_detach_cmd_t cmd);
87 static int nv_quiesce(dev_info_t *dip);
88 static int nv_getinfo(dev_info_t *dip, ddi_info_cmd_t infocmd,
89 void *arg, void **result);
```

```
91 /*
92  * Function prototypes for entry points from sata service module
93  * These functions are distinguished from other local functions
94  * by the prefix "nv_sata_"
95 */
96 static int nv_sata_start(dev_info_t *dip, sata_pkt_t *spkt);
97 static int nv_sata_abort(dev_info_t *dip, sata_pkt_t *spkt, int);
98 static int nv_sata_reset(dev_info_t *dip, sata_device_t *sd);
99 static int nv_sata_activate(dev_info_t *dip, sata_device_t *sd);
100 static int nv_sata_deactivate(dev_info_t *dip, sata_device_t *sd);
```

```
102 /*
103  * Local function prototypes
104 */
105 static uint_t mcp5x_intr(caddr_t arg1, caddr_t arg2);
106 static uint_t ck804_intr(caddr_t arg1, caddr_t arg2);
107 static int nv_add_legacy_intrs(nv_ctl_t *nvc);
108 #ifdef NV_MSI_SUPPORTED
109 static int nv_add_msi_intrs(nv_ctl_t *nvc);
110 #endif
111 static void nv_rem_intrs(nv_ctl_t *nvc);
112 static int nv_start_common(nv_port_t *nvp, sata_pkt_t *spkt);
113 static int nv_start_nodata(nv_port_t *nvp, int slot);
114 static void nv_intr_nodata(nv_port_t *nvp, nv_slot_t *spkt);
115 static int nv_start_pio_in(nv_port_t *nvp, int slot);
116 static int nv_start_pio_out(nv_port_t *nvp, int slot);
117 static void nv_intr_pio_in(nv_port_t *nvp, nv_slot_t *spkt);
118 static void nv_intr_pio_out(nv_port_t *nvp, nv_slot_t *spkt);
119 static int nv_start_pkt_pio(nv_port_t *nvp, int slot);
120 static void nv_intr_pkt_pio(nv_port_t *nvp, nv_slot_t *nv_slotp);
121 static int nv_start_dma(nv_port_t *nvp, int slot);
122 static void nv_intr_dma(nv_port_t *nvp, struct nv_slot *spkt);
123 static void nv_uninit_ctl(nv_ctl_t *nvc);
```

```

124 static void mcp5x_reg_init(nv_ctl_t *nvc, ddi_acc_handle_t pci_conf_handle);
125 static void ck804_reg_init(nv_ctl_t *nvc, ddi_acc_handle_t pci_conf_handle);
126 static void nv_uninit_port(nv_port_t *nvp);
127 static void nv_init_port(nv_port_t *nvp);
128 static int nv_init_ctl(nv_ctl_t *nvc, ddi_acc_handle_t pci_conf_handle);
129 static int mcp5x_packet_complete_intr(nv_ctl_t *nvc, nv_port_t *nvp);
130 #ifdef NQ
131 static int mcp5x_dma_setup_intr(nv_ctl_t *nvc, nv_port_t *nvp);
132 #endif
133 static void nv_start_dma_engine(nv_port_t *nvp, int slot);
134 static void nv_port_state_change(nv_port_t *nvp, int event, uint8_t addr_type,
135     int state);
136 static void nv_common_reg_init(nv_ctl_t *nvc);
137 static void ck804_intr_process(nv_ctl_t *nvc, uint8_t intr_status);
138 static void nv_reset(nv_port_t *nvp, char *reason);
139 static void nv_complete_io(nv_port_t *nvp, sata_pkt_t *spkt, int slot);
140 static void nv_timeout(void *);
141 static int nv_poll_wait(nv_port_t *nvp, sata_pkt_t *spkt);
142 static void nv_cmnr_err(int ce, nv_ctl_t *nvc, nv_port_t *nvp, char *fmt, ...);
143 static void nv_read_signature(nv_port_t *nvp);
144 static void mcp5x_set_intr(nv_port_t *nvp, int flag);
145 static void ck804_set_intr(nv_port_t *nvp, int flag);
146 static void nv_resume(nv_port_t *nvp);
147 static void nv_suspend(nv_port_t *nvp);
148 static int nv_start_sync(nv_port_t *nvp, sata_pkt_t *spkt);
149 static int nv_abort_active(nv_port_t *nvp, sata_pkt_t *spkt, int abort_reason,
150     boolean_t reset);
151 static void nv_copy_registers(nv_port_t *nvp, sata_device_t *sd,
152     sata_pkt_t *spkt);
153 static void nv_link_event(nv_port_t *nvp, int flags);
154 static int nv_start_async(nv_port_t *nvp, sata_pkt_t *spkt);
155 static int nv_wait3(nv_port_t *nvp, uchar_t onbits1, uchar_t offbits1,
156     uchar_t failure_onbits2, uchar_t failure_offbits2,
157     uchar_t failure_onbits3, uchar_t failure_offbits3,
158     uint_t timeout_usec, int type_wait);
159 static int nv_wait(nv_port_t *nvp, uchar_t onbits, uchar_t offbits,
160     uint_t timeout_usec, int type_wait);
161 static int nv_start_rqsense_pio(nv_port_t *nvp, nv_slot_t *nv_slotp);
162 static void nv_setup_timeout(nv_port_t *nvp, clock_t microseconds);
163 static clock_t nv_monitor_reset(nv_port_t *nvp);
164 static int nv_bm_status_clear(nv_port_t *nvp);
165 static void nv_log(nv_ctl_t *nvc, nv_port_t *nvp, const char *fmt, ...);

167 #ifdef SGPIO_SUPPORT
168 static int nv_open(dev_t *devp, int flag, int otyp, cred_t *credp);
169 static int nv_close(dev_t dev, int flag, int otyp, cred_t *credp);
170 static int nv_ioctl(dev_t dev, int cmd, intptr_t arg, int mode,
171     cred_t *credp, int *rvalp);

173 static void nv_sgp_led_init(nv_ctl_t *nvc, ddi_acc_handle_t pci_conf_handle);
174 static int nv_sgp_detect(ddi_acc_handle_t pci_conf_handle, uint16_t *csrpp,
175     uint32_t *cbpp);
176 static int nv_sgp_init(nv_ctl_t *nvc);
177 static int nv_sgp_check_set_cmnr(nv_ctl_t *nvc);
178 static int nv_sgp_csr_read(nv_ctl_t *nvc);
179 static void nv_sgp_csr_write(nv_ctl_t *nvc, uint32_t val);
180 static int nv_sgp_write_data(nv_ctl_t *nvc);
181 static void nv_sgp_activity_led_ctl(void *arg);
182 static void nv_sgp_drive_connect(nv_ctl_t *nvc, int drive);
183 static void nv_sgp_drive_disconnect(nv_ctl_t *nvc, int drive);
184 static void nv_sgp_drive_active(nv_ctl_t *nvc, int drive);
185 static void nv_sgp_locate(nv_ctl_t *nvc, int drive, int value);
186 static void nv_sgp_error(nv_ctl_t *nvc, int drive, int value);
187 static void nv_sgp_cleanup(nv_ctl_t *nvc);
188 #endif

```

```

191 /*
192  * DMA attributes for the data buffer for x86. dma_attr_burstsizes is unused.
193  * Verify if needed if ported to other ISA.
194  */
195 static ddi_dma_attr_t buffer_dma_attr = {
196     DMA_ATTR_V0, /* dma_attr_version */
197     0, /* dma_attr_addr_lo: lowest bus address */
198     0xfffffffffull, /* dma_attr_addr_hi: */
199     NV_BM_64K_BOUNDARY - 1, /* dma_attr_count_max i.e for one cookie */
200     4, /* dma_attr_align */
201     1, /* dma_attr_burstsizes. */
202     1, /* dma_attr_minxfer */
203     0xfffffffffull, /* dma_attr_maxxfer including all cookies */
204     0xfffffffffull, /* dma_attr_seg */
205     NV_DMA_NSEGS, /* dma_attr_sgllen */
206     512, /* dma_attr_granular */
207     0, /* dma_attr_flags */
208 };
    unchanged_portion_omitted

310 static sata_tran_hotplug_ops_t nv_hotplug_ops;

312 extern struct mod_ops mod_driverops;

314 static struct modldrv modldrv = {
315     &mod_driverops, /* driverops */
316     "NVIDIA CK804/MCP04/MCP51/MCP55/MCP61 HBA",
317     "Nvidia ck804/mcp51/mcp55 HBA",
318     &nv_dev_ops, /* driver ops */
    unchanged_portion_omitted

553 #else

555 #define nv_put8 ddi_put8
556 #define nv_put32 ddi_put32
557 #define nv_get32 ddi_get32
558 #define nv_put16 ddi_put16
559 #define nv_get16 ddi_get16
560 #define nv_get8 ddi_get8

562 #endif

565 /*
566  * Driver attach
567  */
568 static int
569 nv_attach(dev_info_t *dip, ddi_attach_cmd_t cmd)
570 {
571     int status, attach_state, intr_types, bar, i, j, command;
572     int inst = ddi_get_instance(dip);
573     ddi_acc_handle_t pci_conf_handle;
574     nv_ctl_t *nvc;
575     uint8_t subclass;
576     uint32_t reg32;
577 #ifdef SGPIO_SUPPORT
578     pci_regspec_t *regs;
579     int rlen;
580 #endif

582     switch (cmd) {

584         case DDI_ATTACH:

```

```

586         attach_state = ATTACH_PROGRESS_NONE;
588         status = ddi_soft_state_zalloc(nv_statep, inst);
590         if (status != DDI_SUCCESS) {
591             break;
592         }
594         nvc = ddi_get_soft_state(nv_statep, inst);
596         nvc->nvc_dip = dip;
598         NVLOG(NVDBG_INIT, nvc, NULL, "nv_attach(): DDI_ATTACH", NULL);
600         attach_state |= ATTACH_PROGRESS_STATEP_ALLOC;
602         if (pci_config_setup(dip, &pci_conf_handle) == DDI_SUCCESS) {
603             nvc->nvc_devid = pci_config_get16(pci_conf_handle,
604             PCI_CONF_DEVID);
605             nvc->nvc_revid = pci_config_get8(pci_conf_handle,
606             PCI_CONF_REVID);
607             NVLOG(NVDBG_INIT, nvc, NULL,
608             "inst %d: devid is %x silicon revid is %x"
609             " nv_debug_flags=%x", inst, nvc->nvc_devid,
610             nvc->nvc_revid, nv_debug_flags);
611             "inst %d: silicon revid is %x nv_debug_flags=%x",
612             inst, nvc->nvc_revid, nv_debug_flags);
613         } else {
614             break;
615         }
616         attach_state |= ATTACH_PROGRESS_CONF_HANDLE;
617         /*
618          * Set the PCI command register: enable IO/MEM/Master.
619          */
620         command = pci_config_get16(pci_conf_handle, PCI_CONF_COMM);
621         pci_config_put16(pci_conf_handle, PCI_CONF_COMM,
622             command|PCI_COMM_IO|PCI_COMM_MAE|PCI_COMM_ME);
624         subclass = pci_config_get8(pci_conf_handle, PCI_CONF_SUBCLASS);
626         if (subclass & PCI_MASS_RAID) {
627             cmn_err(CE_WARN,
628                 "attach failed: RAID mode not supported");
630             break;
631         }
632         /*
633          * the 6 bars of the controller are:
634          * 0: port 0 task file
635          * 1: port 0 status
636          * 2: port 1 task file
637          * 3: port 1 status
638          * 4: bus master for both ports
639          * 5: extended registers for SATA features
640          */
641         for (bar = 0; bar < 6; bar++) {
642             status = ddi_regs_map_setup(dip, bar + 1,
643                 (caddr_t *)&nvc->nvc_bar_addr[bar], 0, 0, &accattr,
644                 &nvc->nvc_bar_hdl[bar]);
645             if (status != DDI_SUCCESS) {
646                 NVLOG(NVDBG_INIT, nvc, NULL,

```

```

649             "ddi_regs_map_setup failure for bar"
650             " %d status = %d", bar, status);
651             break;
652         }
653     }
655     attach_state |= ATTACH_PROGRESS_BARS;
657     /*
658      * initialize controller structures
659      */
660     status = nv_init_ctl(nvc, pci_conf_handle);
662     if (status == NV_FAILURE) {
663         NVLOG(NVDBG_INIT, nvc, NULL, "nv_init_ctl failed",
664             NULL);
666         break;
667     }
669     attach_state |= ATTACH_PROGRESS_CTL_SETUP;
671     /*
672      * initialize mutexes
673      */
674     mutex_init(&nvc->nvc_mutex, NULL, MUTEX_DRIVER,
675         DDI_INTR_PRI(nvc->nvc_intr_pri));
677     attach_state |= ATTACH_PROGRESS_MUTEX_INIT;
679     /*
680      * get supported interrupt types
681      */
682     if (ddi_intr_get_supported_types(dip, &intr_types) !=
683         DDI_SUCCESS) {
684         nv_cmn_err(CE_WARN, nvc, NULL,
685             "ddi_intr_get_supported_types failed");
687         break;
688     }
690     NVLOG(NVDBG_INIT, nvc, NULL,
691         "ddi_intr_get_supported_types() returned: 0x%x",
692         intr_types);
694     #ifdef NV_MSI_SUPPORTED
695     if (intr_types & DDI_INTR_TYPE_MSI) {
696         NVLOG(NVDBG_INIT, nvc, NULL,
697             "using MSI interrupt type", NULL);
699         /*
700          * Try MSI first, but fall back to legacy if MSI
701          * attach fails
702          */
703         if (nv_add_msi_intrs(nvc) == DDI_SUCCESS) {
704             nvc->nvc_intr_type = DDI_INTR_TYPE_MSI;
705             attach_state |= ATTACH_PROGRESS_INTR_ADDED;
706             NVLOG(NVDBG_INIT, nvc, NULL,
707                 "MSI interrupt setup done", NULL);
708         } else {
709             nv_cmn_err(CE_CONT, nvc, NULL,
710                 "MSI registration failed "
711                 "will try Legacy interrupts");
712         }
713     }
714     #endif

```

```

716     /*
717     * Either the MSI interrupt setup has failed or only
718     * the fixed interrupts are available on the system.
719     */
720     if (!(attach_state & ATTACH_PROGRESS_INTR_ADDED) &&
721         (intr_types & DDI_INTR_TYPE_FIXED)) {
722
723         NVLOG(NVDBG_INIT, nvc, NULL,
724             "using Legacy interrupt type", NULL);
725
726         if (nv_add_legacy_intrs(nvc) == DDI_SUCCESS) {
727             nvc->nvc_intr_type = DDI_INTR_TYPE_FIXED;
728             attach_state |= ATTACH_PROGRESS_INTR_ADDED;
729             NVLOG(NVDBG_INIT, nvc, NULL,
730                 "Legacy interrupt setup done", NULL);
731         } else {
732             nv_cm_err(CE_WARN, nvc, NULL,
733                 "legacy interrupt setup failed");
734             NVLOG(NVDBG_INIT, nvc, NULL,
735                 "legacy interrupt setup failed", NULL);
736             break;
737         }
738     }
739
740     if (!(attach_state & ATTACH_PROGRESS_INTR_ADDED)) {
741         NVLOG(NVDBG_INIT, nvc, NULL,
742             "no interrupts registered", NULL);
743         break;
744     }
745
746 #ifdef SGPIO_SUPPORT
747     /*
748     * save off the controller number
749     */
750     (void) ddi_getlongprop(DDI_DEV_T_NONE, dip, DDI_PROP_DONTPASS,
751         "reg", (caddr_t)&regs, &rlen);
752     nvc->nvc_ctlr_num = PCI_REG_FUNC_G(regs->pci_phys_hi);
753     kmem_free(regs, rlen);
754
755     /*
756     * initialize SGPIO
757     */
758     nv_sgp_led_init(nvc, pci_conf_handle);
759 #endif /* SGPIO_SUPPORT */
760
761     /*
762     * Do initial reset so that signature can be gathered
763     */
764     for (j = 0; j < NV_NUM_PORTS; j++) {
765         ddi_acc_handle_t bar5_hdl;
766         uint32_t sstatus;
767         nv_port_t *nvp;
768
769         nvp = &(nvc->nvc_port[j]);
770         bar5_hdl = nvp->nvp_ctlp->nvc_bar_hdl[5];
771         sstatus = ddi_get32(bar5_hdl, nvp->nvp_sstatus);
772
773         if (SSTATUS_GET_DET(sstatus) ==
774             SSTATUS_DET_DEVPRE_PHYCOM) {
775
776             nvp->nvp_state |= NV_ATTACH;
777             nvp->nvp_type = SATA_DTYPE_UNKNOWN;
778             mutex_enter(&nvp->nvp_mutex);
779             nv_reset(nvp, "attach");

```

```

781         while (nvp->nvp_state & NV_RESET) {
782             cv_wait(&nvp->nvp_reset_cv,
783                 &nvp->nvp_mutex);
784         }
785
786         mutex_exit(&nvp->nvp_mutex);
787     }
788 }
789
790 /*
791 * attach to sata module
792 */
793 if (sata_hba_attach(nvc->nvc_dip,
794     &nvc->nvc_sata_hba_tran,
795     DDI_ATTACH) != DDI_SUCCESS) {
796     attach_state |= ATTACH_PROGRESS_SATA_MODULE;
797
798     break;
799 }
800
801 pci_config_tearardown(&pci_conf_handle);
802
803 NVLOG(NVDBG_INIT, nvc, NULL, "nv_attach DDI_SUCCESS", NULL);
804
805 return (DDI_SUCCESS);
806
807 case DDI_RESUME:
808
809     nvc = ddi_get_soft_state(nv_statep, inst);
810
811     NVLOG(NVDBG_INIT, nvc, NULL,
812         "nv_attach(): DDI_RESUME inst %d", inst);
813
814     if (pci_config_setup(dip, &pci_conf_handle) != DDI_SUCCESS) {
815         return (DDI_FAILURE);
816     }
817
818     /*
819     * Set the PCI command register: enable IO/MEM/Master.
820     */
821     command = pci_config_get16(pci_conf_handle, PCI_CONF_COMM);
822     pci_config_put16(pci_conf_handle, PCI_CONF_COMM,
823         command|PCI_COMM_IO|PCI_COMM_MAE|PCI_COMM_ME);
824
825     /*
826     * Need to set bit 2 to 1 at config offset 0x50
827     * to enable access to the bar5 registers.
828     */
829     reg32 = pci_config_get32(pci_conf_handle, NV_SATA_CFG_20);
830
831     if ((reg32 & NV_BAR5_SPACE_EN) != NV_BAR5_SPACE_EN) {
832         pci_config_put32(pci_conf_handle, NV_SATA_CFG_20,
833             reg32 | NV_BAR5_SPACE_EN);
834     }
835
836     nvc->nvc_state &= ~NV_CTRL_SUSPEND;
837
838     for (i = 0; i < NV_MAX_PORTS(nvc); i++) {
839         nv_resume(&(nvc->nvc_port[i]));
840     }
841
842     pci_config_tearardown(&pci_conf_handle);
843
844     return (DDI_SUCCESS);
845
846 default:

```

```

847         return (DDI_FAILURE);
848     }

851     /*
852     * DDI_ATTACH failure path starts here
853     */

855     if (attach_state & ATTACH_PROGRESS_INTR_ADDED) {
856         nv_rem_intrs(nvc);
857     }

859     if (attach_state & ATTACH_PROGRESS_SATA_MODULE) {
860         /*
861         * Remove timers
862         */
863         int port = 0;
864         nv_port_t *nvp;

866         for (; port < NV_MAX_PORTS(nvc); port++) {
867             nvp = &(nvc->nvc_port[port]);
868             if (nvp->nvp_timeout_id != 0) {
869                 (void) untimeout(nvp->nvp_timeout_id);
870             }
871         }
872     }

874     if (attach_state & ATTACH_PROGRESS_MUTEX_INIT) {
875         mutex_destroy(&nvc->nvc_mutex);
876     }

878     if (attach_state & ATTACH_PROGRESS_CTL_SETUP) {
879         nv_uninit_ctl(nvc);
880     }

882     if (attach_state & ATTACH_PROGRESS_BARS) {
883         while (--bar >= 0) {
884             ddi_regs_map_free(&nvc->nvc_bar_hdl[bar]);
885         }
886     }

888     if (attach_state & ATTACH_PROGRESS_STATEP_ALLOC) {
889         ddi_soft_state_free(nv_statep, inst);
890     }

892     if (attach_state & ATTACH_PROGRESS_CONF_HANDLE) {
893         pci_config_teardown(&pci_conf_handle);
894     }

896     cmn_err(CE_WARN, "nv_sata%d attach failed", inst);

898     return (DDI_FAILURE);
899 }

```

unchanged portion omitted

```

2500 /*
2501 * Initialize register handling specific to mcp51/mcp55/mcp61
2502 */
2503 /* ARGSUSED */
2504 static void
2505 mcp5x_reg_init(nv_ctl_t *nvc, ddi_acc_handle_t pci_conf_handle)
2506 {
2507     nv_port_t *nvp;
2508     uchar_t *bar5 = nvc->nvc_bar_addr[5];

```

```

2509     uint8_t off, port;

2511     nvc->nvc_mcp5x_ctl = (uint32_t *) (bar5 + MCP5X_CTL);
2512     nvc->nvc_mcp5x_ncq = (uint32_t *) (bar5 + MCP5X_NCQ);

2514     for (port = 0, off = 0; port < NV_MAX_PORTS(nvc); port++, off += 2) {
2515         nvp = &(nvc->nvc_port[port]);
2516         nvp->nvp_mcp5x_int_status =
2517             (uint16_t *) (bar5 + MCP5X_INT_STATUS + off);
2518         nvp->nvp_mcp5x_int_ctl =
2519             (uint16_t *) (bar5 + MCP5X_INT_CTL + off);

2521         /*
2522         * clear any previous interrupts asserted
2523         */
2524         nv_put16(nvc->nvc_bar_hdl[5], nvp->nvp_mcp5x_int_status,
2525             MCP5X_INT_CLEAR);

2527         /*
2528         * These are the interrupts to accept for now. The spec
2529         * says these are enable bits, but nvidia has indicated
2530         * these are masking bits. Even though they may be masked
2531         * out to prevent asserting the main interrupt, they can
2532         * still be asserted while reading the interrupt status
2533         * register, so that needs to be considered in the interrupt
2534         * handler.
2535         */
2536         nv_put16(nvc->nvc_bar_hdl[5], nvp->nvp_mcp5x_int_ctl,
2537             ~(MCP5X_INT_IGNORE));
2538     }

2540     /*
2541     * Allow the driver to program the BM on the first command instead
2542     * of waiting for an interrupt.
2543     */
2544     #ifdef NCQ
2545     flags = MCP_SATA_AE_NCQ_PDEV_FIRST_CMD | MCP_SATA_AE_NCQ_SDEV_FIRST_CMD;
2546     nv_put32(nvc->nvc_bar_hdl[5], nvc->nvc_mcp5x_ncq, flags);
2547     flags = MCP_SATA_AE_CTL_PRI_SWNCQ | MCP_SATA_AE_CTL_SEC_SWNCQ;
2548     nv_put32(nvc->nvc_bar_hdl[5], nvc->nvc_mcp5x_ctl, flags);
2549     #endif

2551     /*
2552     * mcp55 rev A03 and above supports 40-bit physical addressing.
2553     * Enable DMA to take advantage of that.
2554     */
2555     if ((nvc->nvc_devid > 0x37f) ||
2556         ((nvc->nvc_devid == 0x37f) && (nvc->nvc_revaid >= 0xa3))) {
2557         if (nvc->nvc_revaid >= 0xa3) {
2558             if (nv_sata_40bit_dma == B_TRUE) {
2559                 uint32_t reg32;
2560                 NVLOG(NVDBG_INIT, nvp->nvp_ctlp, nvp,
2561                     "devid is %X revaid is %X. 40-bit DMA"
2562                     " addressing enabled", nvc->nvc_devid,
2563                     nvc->nvc_revaid);
2564                 "rev id is %X. 40-bit DMA addressing"
2565                 " enabled", nvc->nvc_revaid);
2566                 nvc->dma_40bit = B_TRUE;

2566                 reg32 = pci_config_get32(pci_conf_handle,
2567                     NV_SATA_CFG_20);
2568                 pci_config_put32(pci_conf_handle, NV_SATA_CFG_20,
2569                     reg32 | NV_40BIT_PRD);

2571                 /*

```

```
new/usr/src/uts/common/io/sata/adapters/nv_sata/nv_sata.c
```

```

2679     * return back 0xffff whereas ck804 will return the value written.
2680     */
2681     reg8_save = nv_get8(bar5_hdl,
2682         (uint8_t *) (bar5 + NV_BAR5_TRAN_LEN_CH_X));

2685     for (j = 1; j < 3; j++) {

2687         nv_put8(bar5_hdl, (uint8_t *) (bar5 + NV_BAR5_TRAN_LEN_CH_X), j);
2688         reg8 = nv_get8(bar5_hdl,
2689             (uint8_t *) (bar5 + NV_BAR5_TRAN_LEN_CH_X));

2691         if (reg8 != j) {
2688             ck804 = B_FALSE;
2692             nvc->nvc_mcp5x_flag = B_TRUE;
2693             break;
2694         }
2695     }

2697     nv_put8(bar5_hdl, (uint8_t *) (bar5 + NV_BAR5_TRAN_LEN_CH_X), reg8_save);

2699     if (nvc->nvc_mcp5x_flag == B_FALSE) {
2700         NVLOG(NVDBG_INIT, nvc, NULL, "controller is CK804/MCP04",
2701             NULL);
2702     }
2696     if (ck804 == B_TRUE) {
2697         NVLOG(NVDBG_INIT, nvc, NULL, "controller is CK804", NULL);
2702         nvc->nvc_interrupt = ck804_intr;
2703         nvc->nvc_reg_init = ck804_reg_init;
2704         nvc->nvc_set_intr = ck804_set_intr;
2705     } else {
2706         NVLOG(NVDBG_INIT, nvc, NULL, "controller is MCP51/MCP55/MCP61",
2707             NULL);
2708         NVLOG(NVDBG_INIT, nvc, NULL, "controller is MCP51/MCP55", NULL);
2709         nvc->nvc_interrupt = mcp5x_intr;
2710         nvc->nvc_reg_init = mcp5x_reg_init;
2711         nvc->nvc_set_intr = mcp5x_set_intr;
2712     }

2714     stran.sata_tran_hba_rev = SATA_TRAN_HBA_REV;
2715     stran.sata_tran_hba_dip = nvc->nvc_dip;
2716     stran.sata_tran_hba_num_cports = NV_NUM_PORTS;
2717     stran.sata_tran_hba_features_support =
2718         SATA_CTLF_HOTPLUG | SATA_CTLF_ASN | SATA_CTLF_ATAPI;
2719     stran.sata_tran_hba_qdepth = NV_QUEUE_SLOTS;
2720     stran.sata_tran_probe_port = nv_sata_probe;
2721     stran.sata_tran_start = nv_sata_start;
2722     stran.sata_tran_abort = nv_sata_abort;
2723     stran.sata_tran_reset_dport = nv_sata_reset;
2724     stran.sata_tran_selftest = NULL;
2725     stran.sata_tran_hotplug_ops = &nv_hotplug_ops;
2726     stran.sata_tran_pwrmtgt_ops = NULL;
2727     stran.sata_tran_ioctl = NULL;
2728     nvc->nvc_sata_hba_tran = stran;

2730     nvc->nvc_port = kmem_zalloc(sizeof (nv_port_t) * NV_MAX_PORTS(nvc),
2731         KM_SLEEP);

2733     /*
2734     * initialize registers common to all chipsets
2735     */
2736     nv_common_reg_init(nvc);

2738     for (j = 0; j < NV_MAX_PORTS(nvc); j++) {
2739         nvp = &(nvc->nvc_port[j]);

```



```

2741         cmd_addr = nvp->nvp_cmd_addr;
2742         ctl_addr = nvp->nvp_ctl_addr;
2743         bm_addr = nvp->nvp_bm_addr;

2745         mutex_init(&nvp->nvp_mutex, NULL, MUTEX_DRIVER,
2746                   DDI_INTR_PRI(nvc->nvc_intr_pri));

2748         cv_init(&nvp->nvp_sync_cv, NULL, CV_DRIVER, NULL);
2749         cv_init(&nvp->nvp_reset_cv, NULL, CV_DRIVER, NULL);

2751         nvp->nvp_data   = cmd_addr + NV_DATA;
2752         nvp->nvp_error   = cmd_addr + NV_ERROR;
2753         nvp->nvp_feature = cmd_addr + NV_FEATURE;
2754         nvp->nvp_count   = cmd_addr + NV_COUNT;
2755         nvp->nvp_sect    = cmd_addr + NV_SECT;
2756         nvp->nvp_lcycl   = cmd_addr + NV_LCYL;
2757         nvp->nvp_hcycl   = cmd_addr + NV_HCYL;
2758         nvp->nvp_drvhd   = cmd_addr + NV_DRVHD;
2759         nvp->nvp_status  = cmd_addr + NV_STATUS;
2760         nvp->nvp_cmd      = cmd_addr + NV_CMD;
2761         nvp->nvp_altstatus = ctl_addr + NV_ALTSTATUS;
2762         nvp->nvp_devctl  = ctl_addr + NV_DEVCTL;

2764         nvp->nvp_bmicx   = bm_addr + BMICX_REG;
2765         nvp->nvp_bmisx   = bm_addr + BMISX_REG;
2766         nvp->nvp_bmidtpx = (uint32_t *) (bm_addr + BMIDTPX_REG);

2768         nvp->nvp_state = 0;

2770         /*
2771          * Initialize dma handles, etc.
2772          * If it fails, the port is in inactive state.
2773          */
2774         nv_init_port(nvp);
2775     }

2777     /*
2778      * initialize register by calling chip specific reg initialization
2779      */
2780     (*(nvc->nvc_reg_init))(nvc, pci_conf_handle);

2782     /* initialize the hba dma attribute */
2783     if (nvc->dma_40bit == B_TRUE)
2784         nvc->nvc_sata_hba_tran.sata_tran_hba_dma_attr =
2785             &buffer_dma_40bit_attr;
2786     else
2787         nvc->nvc_sata_hba_tran.sata_tran_hba_dma_attr =
2788             &buffer_dma_attr;

2790     return (NV_SUCCESS);
2791 }

```

unchanged_portion_omitted

new/usr/src/uts/common/sys/sata/adapters/nv_sata/nv_sata.h

1

```
*****
20356 Thu Jan 16 19:58:20 2014
new/usr/src/uts/common/sys/sata/adapters/nv_sata/nv_sata.h
1023 nv_sata support for NVIDIA MCP61
Reviewed by: Garrett D'Amore <garrett@damore.org>
Reviewed by: Dan McDonald <dancmd@omniti.com>
*****

1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright (c) 2007, 2010, Oracle and/or its affiliates. All rights reserved.
24 */

26 #ifndef _NV_SATA_H
27 #define _NV_SATA_H

30 #ifdef __cplusplus
31 extern "C" {
32 #endif

35 /*
36  * SGPIO Support
37  * Enable SGPIO support only on x86/x64, because it is implemented using
38  * functions that are only available on x86/x64.
39 */

41 #define NV_MAX_PORTS(nvc) nvc->nvc_sata_hba_tran.sata_tran_hba_num_cports

43 typedef struct nv_port nv_port_t;

45 #ifdef SGPIO_SUPPORT
46 typedef struct nv_sgp_cmh nv_sgp_cmh_t;
47 #endif

49 /*
50  * sizes of strings to allocate
51 */
52 #define NV_STR_LEN 10
53 #define NV_LOGBUF_LEN 512
54 #define NV_REASON_LEN 30

57 typedef struct nv_ctl {
58     /*
59      * Each of these are specific to the chipset in use.
```

new/usr/src/uts/common/sys/sata/adapters/nv_sata/nv_sata.h

2

```
60     */
61     uint_t      (*nvc_interrupt)(caddr_t arg1, caddr_t arg2);
62     void        (*nvc_reg_init)(struct nv_ctl *nvc,
63                                ddi_acc_handle_t pci_conf_handle);

65     dev_info_t   *nvc_dip; /* devinfo pointer of controller */

67     struct nv_port *nvc_port; /* array of pointers to port struct */

69     /*
70      * handle and base address to register space.
71      *
72      * 0: port 0 task file
73      * 1: port 0 status
74      * 2: port 1 task file
75      * 3: port 1 status
76      * 4: bus master for both ports
77      * 5: extended registers for SATA features
78      */
79     ddi_acc_handle_t nvc_bar_hdl[6];
80     uchar_t         *nvc_bar_addr[6];

82     /*
83      * sata registers in bar 5 which are shared on all devices
84      * on the channel.
85      */
86     uint32_t        *nvc_mcp5x_ctl;
87     uint32_t        *nvc_mcp5x_ncq; /* NCQ status control bits */

89     kmutex_t        nvc_mutex; /* ctrl level lock */

91     ddi_intr_handle_t *nvc_htable; /* For array of interrupts */
92     int              nvc_intr_type; /* What type of interrupt */
93     int              nvc_intr_cnt; /* # of intrs count returned */
94     size_t           nvc_intr_size; /* Size of intr array to */
95     uint_t           nvc_intr_pri; /* Interrupt priority */
96     int              nvc_intr_cap; /* Interrupt capabilities */
97     uint8_t          *nvc_ck804_int_status; /* interrupt status ck804 */

99     sata_hba_tran_t nvc_sata_hba_tran; /* sata_hba_tran for ctrl */

101    /*
102     * enable/disable interrupts, controller specific
103     */
104    void      (*nvc_set_intr)(nv_port_t *nvp, int flag);
105    int       nvc_state; /* state flags of ctrl see below */
106    uint16_t  nvc_devid; /* PCI devid of device */
107    uint8_t   nvc_revid; /* PCI revid of device */
108    boolean_t dma_40bit; /* 40bit DMA support */
109    boolean_t  nvc_mcp5x_flag; /* is the controller MCP51/MCP55 */

111 #ifdef SGPIO_SUPPORT
110     int      nvc_mcp5x_flag; /* is the controller MCP51/MCP55 */
112     uint8_t   nvc_ctlr_num; /* controller number within the part */
113     uint32_t   nvc_sgp_csr; /* SGPIO CSR i/o address */
114     volatile nv_sgp_cb_t *nvc_sgp_cbp; /* SGPIO Control Block */
115     nv_sgp_cmh_t *nvc_sgp_cmh; /* SGPIO shared data */
116 #endif
117 } nv_ctl_t;

    unchanged_portion_omitted
```